

The Implementation of a Core Architecture for Geophysical Data Acquisition

THESIS

Submitted in fulfilment of the requirements
for the degree of

MASTER OF SCIENCE

of

Rhodes University

by

Ray Edward Heasman

January 2000

Abstract

This thesis describes the design, development and implementation of the core hardware and software of a modular data acquisition system for geophysical data collection. The primary application for this system is the acquisition and realtime processing of seismic data captured in mines. This system will be used by a commercial supplier of seismic instrumentation, ISS International, as a base architecture for the development of future products.

The hardware and software has been designed to be extendable and support distributed processing. The IEEE-1394 High Performance Serial Bus is used to communicate with other CPU modules or peripherals.

The software includes a pre-emptive multitasking microkernel, an asynchronous mailbox-based message passing communications system, and a functional IEEE-1394 protocol stack.

The reasons for the end design and implementation decisions are given, and the problems encountered in the development of this system are described. A critical assessment of the match between the requirements for the project and the functionality of the implementation is made.

Acknowledgements

I would like to express my gratitude to ISS International and the Rhodes University Physics & Electronics department for making this MSc possible. Special thanks must go to my supervisors, Richard Grant, Justin Jonas, and Peter Mountfort for making this project a pleasant and worthwhile learning experience. Peter Mountfort deserves special thanks for his thoughtful mentoring while I worked for ISSI in Welkom. I would also like to thank those at ISSI that made my life so pleasant by being friendly and helpful.

Finally, this thesis would not be complete without mention of the love and support from my family that has made all that I have done possible.

Preface

This thesis describes the design and implementation of the core of an architecture that will replace and extend systems currently in use by ISS International (ISSI)¹ for gathering geophysical data. Although this is a research project, submitted in fulfillment of a MSc degree, it has its own context that is flavoured by business considerations. To fully understand the reasoning behind the requirements, one has to have a feel for the context in which the architecture was designed, and the situation that made its development necessary.

The status quo

The current systems provided by ISSI for data acquisition are optimised for a particular environment, namely deep gold mines. Although the systems are very successful and well regarded by customers and competitors alike, their current implementation makes them inflexible and difficult to tailor to new applications.

They are designed for an environment that is relatively harsh, where communications are provided through (usually) sub-standard cables, but where electrical power is plentiful. Also, they are designed to trigger on pertinent events, and to store the resultant data for subsequent forwarding to a central site. They have limited sample-rate and dynamic range, mediocre distortion requirements, and are simple gatherers of data.

Problems with the status quo

Although the current range of “intelligent seismometers” (as called by ISSI) are a good match to their requirements, it was felt that ISSI should try to gain market share in other areas of geophysical data acquisition. Better flexibility means lower risk for the company, and hopefully more profits and happier customers. Customers frequently ask for some level

¹ISSI can be contacted at:
P.O. Box 12063
Die Boord
7613
South Africa
Tel : +27 (0)21 809-2060
Fax : +27 (0)21 809-2061
Email : iss@cape.issi.co.za

of customisation in their implementations, and this has often resulted in ISSI making small production runs of a customised printed circuit board and the associated firmware.

Also, the current seismometers are based on the INMOS Transputer range of CPUs, and ISSI has been compromised by the cessation of all support for, and production of, this CPU. It is at this point that ISSI decided to start a research project on potential solutions to their problems, and I became involved.

Contents

1	Introduction	1
1.1	The current system	1
1.1.1	The current system hardware	1
1.1.2	The current system firmware	2
1.2	My objectives	3
2	The design requirements	4
2.1	What was asked for	4
2.2	Discussion	6
2.3	Deciding on a solution	7
2.3.1	Serendipity	7
2.3.2	Other contenders for connecting modules	8
3	My proposed solution	9
3.1	The IEEE-1394 High Performance Serial Bus	9
3.2	Finding a suitable CPU	10
3.2.1	The ARM7TDMI CPU core	12
3.3	Partitioning the problem	14
3.3.1	Constituents of a module	14
3.4	My objectives revisited	15

4	The hardware implementation	16
4.1	The overall board design	16
4.2	Problems encountered	18
4.2.1	Building and testing the prototype	20
4.2.2	Other problems with the prototypes	22
5	The software implementation	25
5.1	The language and development environment	26
5.2	The implementation of a kernel	27
5.2.1	The communication subsystem	28
5.2.2	A suggested programming model for this kernel	31
5.2.3	The primitives provided	32
5.2.4	The kernel structure	33
5.3	Problems encountered	36
5.4	A simple test	39
5.5	The IEEE-1394 protocol stack	42
5.5.1	Overview of a generic IEEE-1394 stack	43
5.5.2	The significance of the CSR Architecture primitives	44
5.5.3	My 1394 protocol stack implementation	45
5.6	Testing the 1394 stack	49
5.6.1	Stages of implementation and testing	49
5.6.2	Summary	50
6	Consolidation	51
6.1	The hardware	51
6.2	The software	53
6.2.1	The kernel	53

<i>CONTENTS</i>	vi
6.2.2 The Inter-Process Communication system	54
6.2.3 The IEEE-1394 stack	55
6.3 Parts of the implementation that turned out well	55
6.3.1 The kernel and message passing system	55
6.3.2 The hardware	56
6.4 Conclusion	56
References	58
A Schematics	60
B PCB Artwork	66
C Photograph	75
D Source Code	76

List of Figures

1.1	The legacy ISSI hardware.	2
3.1	An example of how an IEEE-1394 address is formed.	11
4.1	An example of the envisaged system.	17
4.2	An overview of the prototype board.	19
4.3	A screenshot of the program used to design the PCB artwork, and the completed 6-layer prototype board. The PCB artwork can be found in appendix B.	21
5.1	A simple example of how processes would communicate via mailboxes. Each process only has to know the name of a mailbox to communicate effectively.	30
5.2	The functional dependencies of the functions provided by the kernel and the message passing system.	34
5.3	The interrupt handling in the kernel and how it fits together with the context switcher and message passing (MP).	35
5.4	The structure of an IEEE-1394 stack. More detailed versions of this diagram can be found in [IEEE1394, pg 22] and [And98, pg 43].	43
5.5	An overview of my IEEE-1394 stack implementation.	46
5.6	The queue structure used to implement the transaction layer functions.	48

List of Tables

3.1	A summary of the processors considered.	13
5.1	The different possible types of packet available in IEEE-1394, from [IEEE1394, 6.2.4.5]. Unspecified values are reserved.	47

Chapter 1

Introduction

This project was intended to provide a potential software and hardware solution that would meet most, if not all, requirements of the company for the near and, hopefully, also the unforeseen future. A solution that matched all the requirements would be impossible, but ISSI wanted some idea of how such a system could be built. If the concept and implementation were to show promise, they would develop it further for their own use. It would be my task to try and provide an implementation that would be a good compromise between the given requirements and other factors such as cost and extensibility.

1.1 The current system

The current "Multi Seismometer" (the most recent seismic data-collection device available from ISSI) is a device for the collection of seismic data. At the user level, it is a device that samples and buffers data from several geophones or accelerometers, triggers on "meaningful" events, and passes them to a central site. These devices are scattered around a volume within a mine, and their results are processed by the central site to provide the location and intensity of seismic events occurring.

1.1.1 The current system hardware

The current system comprises an Analogue to Digital Converter (ADC) card, an Inmos Transputer-based CPU card, a boot ROM card and a modem card, all communicating




Figure 1.1: The legacy ISSI hardware.

with each other. The ADC card and Transputer communicate with each other using the transputer's serial links.

There are limitations to what the current system can do. It is limited to one processor per box - and that processor is not powerful enough for many potential applications. Although the transputer can physically connect to three ADC cards, each of which has three channels, it cannot process the data from those cards fast enough. This is because in applications where it becomes useful to place seismic sensors close to each other, they need to be sampled at higher rates. At the moment, the on-board CPU handles all control logic (such as data buffering and packetising for the modem), as well as deciding whether the incoming sampled data is "meaningful" (See section 1.1.2). For some potential applications, the CPU simply doesn't have sufficient processing capabilities. For others, the speed of the Transputer communication links becomes a limitation.

1.1.2 The current system firmware

The current system has one transputer per device, and this CPU handles all the processing for this device. It collects data from the input ADC cards via the transputer serial links, runs the data stream through a triggering algorithm to decide whether some event worth recording has occurred, and adds the stream to an event queue if it qualifies. A central site is kept aware of the status of the event queue and requests events in its own time. The CPU responds with the requested data.

The trigger algorithm usually used in the current system is based on a comparison between long and short term averages of the magnitude of the incoming data. If the short term average suddenly increases to some multiple of the long term average, then something interesting is deemed to have occurred. Future systems will use more complex triggering algorithms, no triggering algorithms at all, or other algorithms that characterise the activity rather than recording it.

1.2 My objectives

My objectives for this project were to produce a hardware unit, with attendant firmware, that would test the feasibility of my hardware and software design. A complete implementation was deemed to be beyond the scope of an MSc project, but my prototype should show that the overall design philosophy would be a good match to the problem.

Chapter 2

The design requirements

The design requirements for this project resulted from interviewing members of several different departments in ISSI. Each department had its own priorities which often conflicted with those of other departments, therefore the final requirements and their relative priorities were mine to choose.

2.1 What was asked for

The Research, Development, and Production departments were the three that I had to poll. Below is an unprioritised list of the requirements provided by these three departments. They are copied directly out of my notebook, with some contextual comments added:

- In some situations, the system might be run as a standalone device - so it would have to store data locally.
- It might have to support a telephone modem, if used as a standalone device.
- A digital system should have short (if any) analogue cable-runs, to minimise the distortion of the signal to be measured.
- The new system should have better data processing capabilities than the current system.
- The new system should be able to support a Digital Signal Processor (DSP) if necessary.

- It should be able to accept many different sensor inputs, such as strain gauges or radiation detectors. For example, one system could monitor both seismic and non-seismic information in a mine.
- It should be able to synchronise sampling across several boards; this is useful for seismic reflectometry.
- It must be able to communicate via a long distance cable, modem, or with another like system; thus improving the flexibility of the system in the field.
- Certain applications could require at least 4 MB of on-board memory per ADC, as a result of using higher input sampling rates.
- It should be able to drive outputs for on-site warnings, indicators or the like; since electric signals travel faster than seismic waves, a system that activates a remote safety measure as soon as it detects a large local event could result in the difference between mild injury and death.
- It would be beneficial if multiple systems, or system CPUs, could co-operate, allowing seamless expansion of a system to higher volume data inputs.
- It should provide a consistent, flexible, software interface that would allow migration of processing algorithms down the system hierarchy from the central servers towards the sensors.
- It should consume as little power as possible, as required by standalone systems that are expected to be powered by batteries or solar panels.
- The base system should be as cheap as possible, preferably cheaper than the current Transputer-based system sold by ISSI.
- It should be modular.
- It should be flexible, and allow for a simple base configuration.
- It must allow for daisy chaining of systems.
- It must be simple for the end user to configure and use.
- It should not be tied to the transputer platform.

- It should use a CPU with a clean memory model and instruction set.
- It should not incur license fees of any type on ISSI.

These requirements are presented in no particular order and are often contradictory. It is practically impossible to make a device that would match all of the specifications, particularly that of price. It is difficult to make a single board that would work well and allow for unspecified expansion in the future.

2.2 Discussion

As I spoke to more people, it became clear that flexibility and modularity would be two of the most important needs for the future. The Research department had hopes of implementing new processing algorithms at the sensor that would be CPU intensive. However, only some systems would need these algorithms. The Development department was concerned about costs associated with customising designs for individual customers, and the power requirements and cost of a new system. The Production department wanted a system that could allow the minimum number of standard Printed Circuit Boards (PCBs) to be made.

Other requirements come from envisioned future applications of a system. For instance, seismic reflectometry would require sensors to be sampled synchronously. However, one potential application cannot dictate a feature for a design at the expense of other goals. I needed to come to a compromise that would provide a simple architecture, with a low base cost, and that would still serve many of the potential applications.

I decided that the truly important and feasible requirements were the following:

- It must be modular.
- It must be flexible, and allow for a simple base configuration.
- It must use as little power as possible.
- Multiple systems, or system CPUs, must co-operate, so as to allow seamless expansion (within practical limits) of a system to higher volume data inputs.

- It must provide a consistent, flexible, software interface that allows migration of processing algorithms down the system hierarchy from the central site towards the sensors.
- It must be simple for the end user to and configure and use.
- It must be able to communicate via a long distance cable, modem, or with another like system.
- The base system should be as cheap as possible, preferably cheaper than the current system sold by ISSI.
- It must allow for timing information to be propagated from, or to, all ADC boards.

By satisfying these requirements I hoped to meet the others in a cost effective manner - perhaps not all at once, but at least those required for a particular application.

2.3 Deciding on a solution

A modular solution to a problem implies that the individual components in a system are grouped into modules which are reasonably independent of each other, except for the exchange of control and data signals with the rest of the world. The more autonomous each module, the easier it becomes to re-arrange and mix-and-match modules. However, this is balanced by a lack of flexibility in the more complex module, and a higher component cost per module. Thus, modules can only be made more flexible for a given complexity by making them more expensive.

2.3.1 Serendipity

It was while I was pondering this annoying conflict of requirements that I was made aware of the IEEE-1394 High Performance Serial Bus (henceforth called IEEE-1394) by a fellow MSc student, Robert Laubscher, who was using it in his project [Lau99]. It is also known by two different trade names, “FireWire”, trademarked by Apple, and “iLink”, trademarked by Sony. On further investigation, it became clear that IEEE-1394 would solve many of my problems, making it simpler and cheaper to separate modules and yet allowing for a powerful and flexible method of interfacing them. A survey of other buses did not provide a better solution.

2.3.2 Other contenders for connecting modules

There are many ways to join electronic modules. I considered using a shared bus, TTL serial links, SHARC DSP serial links, line drivers and others. A shared bus was not attractive because it involved far too many signals, and problems such as signal skewing seemed likely. This left many variations on serial links. A pure TTL synchronous serial connection is reasonably fast but has limited distance at higher speeds. It also requires hop-to-hop wiring and software routing, which would load the communicating MCUs. Additionally, it would not provide the sort of data rates that I thought I might need. If I used an Analog Devices SHARC DSP as the MCU, then I would get high speed serial communications for free, but the SHARCs were too expensive for my needs.

Line drivers would increase the distance between modules, which I didn't really need. The Universal Serial Bus (USB) looked inviting, yet didn't meet my requirements for bandwidth. The IEEE-1394 bus had many of the advantages of USB, but was also much faster (400 Mbps available today as against 12Mbps).

Chapter 3

My proposed solution

If I assumed that I could get a cheap processor that was still good enough for most applications, then I could afford to put a CPU and an IEEE-1394 chipset in each module. This drove me to survey the processors available. Ideally, I wanted a CPU that was very cheap, and provided DSP-like facilities without using use a DSP-like instruction set (this was one of the requirements that the Development department stipulated - they wanted high-level compilers to generate efficient code for the target architecture). After some searching, I managed to find such a processor. (See section 3.2)

3.1 The IEEE-1394 High Performance Serial Bus

The IEEE-1394 bus is a group of point-to-point links that emulate a bus at the chipset level. Each node signals only to those nodes connected directly to it. However, those nodes repeat the transmission to their neighbours. This is done at the bit level [IEEE1394, pg 98], where each bit is received, retimed to a local bit clock, and resent.

IEEE-1394 allows 63 nodes on a bus and a total of 1023 buses. Nodes are connected in a tree-like structure, with the limitations that no more than 16 nodes can be connected in a row, and that there are no closed loops in the tree. (An example of how this could be configured is shown in Figure 4.1). Each node can communicate at 100Mbps, 200Mbps, or 400Mbps, occurring over two twisted pairs. There are two variants of the IEEE-1394 cable. The standard cable has the two twisted pairs, a shield, and power and ground lines. The cable intended for consumer applications, where size is critical, does not include the power and ground lines.

An IEEE-1394 chipset provides all the services up to the Link Layer, and in the incarnation that I used (a chipset from Texas Instruments), comes in two chips - the LLC, or Link Layer Controller, and the PHY, or the Physical media interface.

The IEEE-1394 bus can be viewed as a write-only bus. It provides a read, a write, and a lock transaction, where each type of transaction can be interpreted as a write that may request a write in return. Thus, a read is a write requesting a write in return from the other node.

IEEE-1394 also provides an implementation of the IEEE-1212 Control and Status Register Architecture [IEEE1394, pg 10]. This is a useful abstraction wherein each logical unit on the IEEE-1394 bus provides memory-mapped registers that are used to communicate with the unit. In effect, each device is memory-mapped into a 64-bit address space. 10 bits are used to specify the bus, 6 bits to specify the node. A node address of 63 (i.e. all ones in binary) is the broadcast address, and a bus address of 1023 (again, all ones in binary) corresponds to the local bus. The remaining 48 bits are memory-mapped within a node. The memory is not directly mapped to the node's internal RAM; the mapping is emulated by the node software. One section of this mapped area is the configuration ROM of the node. This ROM can have one of several different layouts, depending upon the level of support the node provides for the CSR Architecture. Some layouts allow for a node to define its own memory areas for one or more logical units, where a unit is a logical service or device on that node. An example clarifying the layout of the IEEE-1394 address space is given in Figure 3.1.

The CSR Architecture allows for a node to export certain services using a well understood interface. External hardware or software need never know how those facilities are provided, and the implementation can be hidden from external devices.

3.2 Finding a suitable CPU

Once again, I was forced to decide what my priorities were in choosing a component. In this case, I needed a CPU that was both cheap and powerful. It had to be sparing in power consumption and integrated enough to be simple to use (usually, these integrated CPUs are called MCUs, short for "Micro-Controller Units"). Also, the CPU would probably be required to do arithmetic on 24-bit data. This ruled out many potential candidates.




Figure 3.1: An example of how an IEEE-1394 address is formed.

I considered a wide range of CPUs and culled the undesirables using more and more strict requirements. Initially I wanted a CPU that would be “fast enough” in arithmetic and had the ability to access at least two megabytes of memory without paging. This ruled out any 8-bit processors such as the 8051, Z80, and the Atmel AVR RISCs. The larger CPUs tended either to have complicated and expensive memory interfaces, used too much power, or were too expensive. MCUs were a better choice, as their higher level of integration saved on board space and number of components. This left me with the Motorola ColdFire MCUs, the embedded 68000 derivatives (MC683xx), the SGS Thomson 16x microcontrollers, and several ARM-core based MCUs such as the Sharp LH77790, the GEC Plessey Butterfly, the Samsung KS32C6000, and the Atmel AT91 series.

It became clear that a chip with a 16-bit bus was preferable to a chip with a 32-bit bus. Fewer lines to drive meant better power consumption. It also meant fewer pins on the chip, less board space, and fewer RAM chips would be required.

The MC68331 used too much power compared to some of the other chips available, wasn't as fast, and was slightly too expensive. Yet it did have the advantage of being readily available.

The ColdFire CPUs were simply too expensive, given their capabilities.

The KS32C6000, designed for use in laser printers, had functionality that I didn't need; nevertheless, it was attractive in that it could use DRAM without any extra circuitry,

DRAM being a lot cheaper per megabyte than SRAM. However, I eventually decided that it would be more and more difficult to obtain the DRAM that we required, as the consumer market is moving away from SIMMS. Also I was hoping to make the entire board work at 3.3V, to save power, and the KS32C6000 was a 5V component.

The Butterfly was very attractive, as it ran at 3.3V (albeit at 15MHz), with good integration. But despite using the ARM7 core, it was outclassed by other ARM7-based MCUs that had the T and M extensions. (See section 3.2.1.)

The SGS Thomson ST10R163 was tempting, with the ability to address 16 MB of memory, multiply two 16-bit values at 25MHz in 10 clock cycles (i.e. 400 ns), and had DMA controllers for handling its on-board peripherals. It also had a clever system of register banks, making context switches extremely fast. The ST10R163/165/166/167 MCUs had much the same attributes, with variations in peripherals integrated and the amount of internal RAM.

After a fairly exhaustive search, I settled on a short list of three MCUs, namely, the SGS Thomson ST10R163, the Atmel AT91M40400, and the Motorola MC68331. The ST10R163 was only 16-bit but was cheap and fast for its class. The MC68331 was easily available, with a 32-bit instruction set, yet slightly expensive.

All of these were reasonably integrated, fast, and low cost. However, the Atmel chip, because it used an ARM7TDMI core and could run at 33MHz at 3.3V, matched my requirements far better than the others. Also, since the AT91 series is based on a core licensed to many manufacturers, it is unlikely that ISSI would again find itself in the same predicament as it does now with the discontinued Transputer. For instance, future designs could be based on a better MCU from another manufacturer using the same CPU core.

3.2.1 The ARM7TDMI CPU core

The ARM7TDMI core is produced by Advanced RISC Machines and licensed to parties who need a CPU but do not wish to develop their own. The ARM7 is a full 32 bit RISC processor, providing impressive performance and power consumption using very little silicon real estate. The “TDMI” suffix signifies certain additional features:

The “T” indicates that the core supports the “Thumb” instruction set, a subset of the ARM instructions which are compressed down to 16 bits per instruction. These are decompressed “on-the-fly” by the core into ARM instructions and allow the ARM to run much faster

Processor	For	Against
ColdFire	Clean architecture	Price too high
GEC Butterfly	Well integrated, available	Low clock freq.
KS32C6000	Supports DRAM	5V part
ST10R163 and variants	Clever architecture	16-bit mult.
MC68331	Easily available	Slow
Z80, 8051, AVR	Cheap, low power	8-bit
LH77790	Highly integrated	Low clock freq.
AT91M40400	$32 \times 32 + 64$ MAC	No cache
CL-PS7110	Highly integrated	Too many extras
V850/V831	Fast MIPS based	Not available

Table 3.1: A summary of the processors considered.

[ARM96, Sec 1.2.1] on a 16-bit bus. It has been shown that the ARM7TDMI core running in Thumb mode out of 16-bit RAM runs at about 160% of the speed of the same core using ARM mode. Code size is also reduced to about 65% of the size of an equivalent program expressed in ARM opcodes. The “DI” suffixes together mean that the core integrates a debugger called an “EmbeddedICE”. This allows the user to stop, start and breakpoint the CPU while it is running. This is done using a synchronous serial connection to the “JTAG” pins on the CPU. These pins are used on other chips for testing the chip during production, but in this case they are used at run-time for debugging. Other facilities for breakpointing the CPU when a particular bit pattern is fetched or written are also included. The “M” shows that the core has an extended multiplier to accelerate multiplication operations.

The ARM7TDMI is capable of multiplying two 32-bit operands to return a 64-bit result, and adding the result to a 64-bit accumulator register pair, doing so in only seven clock cycles, worst case [ARM96, Sec 4.8.3]. It uses an early exit multiplier, so the best case execution time for the instruction is four clock cycles.

The AT91M40400 is an MCU with 4 KB of on-board RAM, an extended interrupt controller that allows vectored interrupts, two UARTs with DMA facilities, three 16-bit timers, and some parallel IO ports. It can run at 3.3V at 33MHz and draws an absolute maximum of 60mA while doing so [Atm98, pg 4]. Experience has shown that the power consumption of this MCU is typically much lower than this and is usually dwarfed by the other devices on the board.

3.3 Partitioning the problem

It is all fine and well to say that each module will come complete with a CPU and an IEEE-1394 chipset, but this begs the question, “what constitutes a module?”

3.3.1 Constituents of a module

As has been stated in section 1.1, in situations where many sensors need to be connected to the data acquisition box, the sensors need to be sampled faster. This means that the processing requirements increase disproportionately as the number of sensors is increased. One of the problems with the current systems is that one CPU can't handle this load, and that the memory requirements for the system increase with the number of sensors. This is one reason not to allocate one CPU for all the ADCs. Also, if a system does not require multiple ADCs in one box, having more than one ADC per module implies having more than one type of ADC module - something of which the production department would not approve.

It follows fairly naturally from this way of thinking that provided the extra components are cheap enough, a single ADC should be a complete module. Once this decision has been made, it becomes natural to stipulate that any other components, such as a modem or line driver, should each be a single module.

It is gratifying to realise at this point that, at an abstract level, the IEEE-1394 bus and its associated software can be seen as a replacement for the Transputer serial links. Thus, at the very least, we have a design that is a more general incarnation of the legacy system. However, the IEEE-1394 chipset and the associated CPU provide far more processing power and bandwidth than the current system, at a lower parts cost.

It is interesting to note that this system would provide bandwidth in excess of custom-designed multiprocessors produced only a few years ago [Tan92, pg 371]. Also, the amount of processing power and memory scales with the number of sensors, as each data acquisition card comes with a built-in CPU.

3.4 My objectives revisited

Now that I had an idea of how I would solve the problem, I had to decide which implementation would be sufficient to show that my idea has merit. I would have to implement enough of the hardware that it would become obvious that any other required hardware would be easy to integrate, enough of the software to show that software development on the hardware would be convenient, and also show that the software I produced was appropriate and functional.

I decided on the following objectives:

- I would design and build a single printed circuit board that had enough IO connections for ISSI to interface IO modules of their choice, such as serial ports or ADCs, to it.
- I would write a kernel that would support a runtime environment and communications system that would have at least the same functionality as the old Transputer-based system.
- I would write software to demonstrate the utility of the kernel features such as multitasking or communication.
- I would write at least one device driver, to show how kernel drivers would support hardware.
- I would write an IEEE-1394 driver and enough of the protocol stack to show how it would be done and that it would work. This would provide further proof of the stability and functionality of the kernel as well.

Chapter 4

The hardware implementation

Once I was sure what a sample system would look like (see Figure 4.1), I could begin my part of its implementation - the part that would make all the modularity and scalability possible. I decided to build a board that would provide an IEEE-1394 chipset, memory, and a MCU capable of interfacing to whatever ISSI felt they would like to connect to a prototype, along with enough software to show that this approach was feasible.

I had already chosen the AT91M40400 MCU but I was stuck, as the chip was not available by the time I got to the stage where I needed it. I had to wait several months but eventually managed to get samples of a beta version of the chip from Atmel. Once I had made the major decision, namely the choice of the MCU, I could design the rest of the board.

4.1 The overall board design

The prototype board had to show that my concept for an architecture could work, and should also make it simple to interface other circuitry (such as an ADC) to it. It had to show that using the IEEE-1394 interface was feasible, and that the ARM core could be included in such a way as to be fast enough for our requirements.

I decided that the firmware for the board would be stored in Flash ROM, as it would be convenient to be able to change the firmware often while debugging. Seeing as the AT91M40400 came with a built in EmbeddedICE module, programming the Flash ROM should be easily done using the MCU, through its JTAG port. I decided to include RAM




Figure 4.1: An example of the envisaged system.

that would allow the core to run at full speed, and also RAM that was slower (and used less power), but allowed more capacity for its price.

This left me the choice of a FireWire chipset. At the time of design, only one chipset was easily available - that made by Texas Instruments and comprising the TSB12LV31 LLC and the TSB21LV03 PHY. This made my choice very simple; in the future, I expect ISSI will probably select another chipset. The TSB12LV31's main problem is that it does not have large enough FIFOs for communications. The TSB12LV32 fixes this, but did not seem to be available at the time of writing. There are also other chipsets available now that fit both the LLC and PHY into one package, saving space and making the board layout simpler.

Motorola provided a fast (10, 12, or 15ns) 64K by 16-bit SRAM [Mot98] that matched my requirements exactly. Samples were readily available, and I decided to use this chip, the MCM6323A, as my fast SRAM.

The choice of what to use for less expensive, lower power RAM, was not so simple. DRAM is difficult to interface to: it requires multiplexing buses and meeting strict timing requirements. There were chips available that would do the interfacing for you - but at twice the

price of the MCU. Also, at the time, the only DRAMs available required 5V. Furthermore, DRAM uses too much power for some of the envision applications. I eventually found some Pseudo-Static RAM, the TC51V8512AF, made by Toshiba. This is DRAM modified to behave more like SRAM. However, I found that this had its own problems, and required me to use a timer on the MCU to generate refresh pulses. This would cause data loss if I breakpointed the CPU and stopped the timer during debugging. All in all, they were almost as bad a cure as the original disease.

It is at this point that I was made aware of some Toshiba SRAMs that had excellent power consumption (55mW peak, $4\mu A$ standby, at 25°C, [Tos97]), and were cheaper than Pseudo-Static RAMs. They also provided performance comparable to DRAMs (85ns quoted read cycle time at 5V, but they seem to behave similarly at 3.3V [Tos97]).

How to interface the IEEE-1394 chipset to the MCU was not immediately apparent to me. The TSB12LV31 provided two methods for interfacing to CPUs, and could also be used on either an 8- or 16-bit bus. It had an asynchronous handshake or a pulse mode handshake interface, selected by tying specified pins high or low [Tex98, pp 2-1 - 2-7]. I eventually decided to use the asynchronous method and hold the wait line asserted on the MCU until the TSB12LV31 signalled that the current transaction was complete.

The final design block diagram of the prototype module can be seen in Figure 4.2. A circuit diagram can be found in appendix A.

4.2 Problems encountered

The schematic capture software that I used (Seetrax Ranger 3) was adequate for the purposes of producing a schematic. However, the facilities it provided for producing the six-layer PCB artwork were terrible. The auto-router failed to connect more than about 15% of the connections detailed in the schematic, even failing at trivial tasks such as wiring a bank of memory. The manual routing facilities were obtuse, idiosyncratic, and buggy. Furthermore, there was no undo facility. It did provide the facility to plug in a third party router (which, I suspect, was the reason that the built-in router atrophied). Unfortunately, the dongle that came with the autorouter I had was faulty. The replacement came only after four months, and in the meantime, I had routed the board manually in Ranger, which took almost a month.




Figure 4.2: An overview of the prototype board.

I took care to keep the higher frequency lines as short as possible, and tried to isolate lines that I thought could cause interference. I split my power and ground planes into an analogue and digital section, with the IEEE-1394 section being mostly analogue.

The final layout was a six layer board, but two of the layers were mostly used to take debug signals to external connectors. I also took those signals which I thought could be used to test peripherals (such as ADCs) to external connectors. A screen capture can be seen in Figure 4.3.

There were additional delays as the MCU was not yet available from Atmel. After waiting several months, and signing a Non Disclosure Agreement, I received a beta version of the chip.

4.2.1 Building and testing the prototype

Once I had the PCB artwork, I sent it to a production facility to have the board produced. I received the blank board and immediately found that the analogue ground and power planes were shorted together. I connected a 20 amp power supply between them, sprayed the board with a coolant spray and turned on the power supply. The short circuit generated heat and thawed the iced condensation faster than elsewhere on the board. The fault turned out to be in an area that was not correctly drilled in the footprint of one of the IEEE-1394 connectors. This took a few minutes with a high speed drill to fix.

After that, I populated the board with the absolute minimum number of components required to get the MCU to boot. In this case, that meant the crystal oscillator, some glue logic and reset supervisor, as well as the MCU. I consciously designed the board so that it could be populated and tested in stages. I reasoned that the extra time spent testing and populating would probably save far more time trying to find errors in the schematic.

After soldering on the MCU and glue logic, and some LEDs used for debugging, I applied power to the board. In order to monitor the CPU, I had the JTAG cable to the CPU core debugger connected. The oscillator started up smoothly, and the power supervisor generated a valid reset pulse for the MCU, but the MCU was completely dead. After much fiddling, I noticed that the LED connected to the MCKO output (used to drive a crystal, but reconfigurable as an output), was not being pulsed at 25MHz, as it should. The MCKO output is usually the inverse of the MCKI, unless programmed otherwise.




Figure 4.3: A screenshot of the program used to design the PCB artwork, and the completed 6-layer prototype board. The PCB artwork can be found in appendix B.

Logically, it should default to being the the inverse of MCKI, as otherwise it would be impossible to use an ordinary crystal (I used a crystal oscillator, which does not need any driving inputs). This meant that the MCU was either damaged or in some sort of tri-state mode. It turned out that the MCU shared the JTAG lines with other inputs, one of which is checked at bootup to see whether the MCU should be switched into tri-state mode. The ARM Embedded ICE debugger module held this line low by default, forcing the MCU into tri-state mode. Unplugging the JTAG connector before switching on the board solved this problem.

I attached the FlashROM next and tested reads and writes to it; they seemed satisfactory.

I then attached the Motorola x16 SRAM, and found that reads and writes were mangled. After some testing, I realised I had made a trivial mistake in the schematic and had to reroute one line. Things were better at this stage, but looking at the output of the MCU on a data analyser showed that the A0 line was behaving in an almost random manner when accessing 16-bit wide RAM. I reported this fault to Atmel and rewired the interface so it would not use that line.

The final step was to solder on the slow SRAM banks, which I did, and on testing them, they worked well.

4.2.2 Other problems with the prototypes

As time went on, hardware that initially seemed well-behaved turned out to have problems. While the Flash ROM on the prototype seemed to program well, and retained its contents when power was removed, it did not occur to me to check to see that the built-in write protection on the chip worked. When trying to debug some code I had written to the ROM, I found that entire sectors (256 bytes) of the ROM were being scrambled. It became clear that the debugger was trying to write to the ROM to create a software breakpoint. The ROM accepted any write as being valid (although there is a specific sequence you are supposed to go through, according to the data sheet), and when a single address in a sector was written, all other addresses in that sector were also programmed. However, if an address had not had data written to it before the program cycle was entered, the address was written with a sequence of all ones. This meant that I would lose large sections of ROM every time something went wrong and a process wrote to random memory locations. Atmel did not have errata available on their web site; an email query to them returned a reply

that “there are no known errata on that chip”. I fixed this by adding some extra logic to implement a write protect/enable signal. This I connected to a general purpose pin on the MCU, which disallowed writes until the pin had been software-configured to a particular state. The general purpose pin is tri-stated by default, and held in the “protected” state by a resistor.

For a while, I had a great deal of trouble trying to make the MCU communicate with the IEEE-1394 chipset. Writes to the chipset were simply unreliable. The Link Layer Controller (LLC) has a built-in byte stacker [Tex98, pg 2-8], to collect multiple 8 or 16-bit reads and writes and execute an internal 32-bit read or write when the transaction is complete. My problem was that the stacker would accept individual 16-bit reads or writes, but would not stack them in any useful manner. Initially, I thought this might be because I was using the LLC incorrectly. Eventually, I decided it had to be a hardware problem.

I used a data analyser to watch transactions between the MCU and the LLC. At first, it was quite confusing, as it seemed that the LLC could guess which transaction the CPU would request, and then changed its behaviour accordingly. I never did find out what caused this apparently non-deterministic behaviour. After watching several transactions, and verifying that the correct signals changed in the the right order, I decided that I may have been violating the setup time of signals into the LLC. The observed signals were within the published constraints [Tex98, pg 6-3], but to within less than a nanosecond, and the data sheet states that the published values are not production tested. The LLC times everything relative to the rising edge of the microprocessor clock. The MCU, however, references transactions to the falling edge of the clock[Atm98, pg 7]. With a 24.576MHz clock, this gave me approximately 20ns to setup all the required signals. On a loaded bus, with the extra logic required to interface to the LLC semi-synchronous interface, meeting the required 9.6ns setup time was difficult. I decided to invert the clock signal being provided to the LLC, meaning that it now referenced its signals to the same edge that the MCU used. This effectively gave me another 20ns to setup my signals. Once I made this change, the MCU-LLC interface became reliable.

This sort of problem would have been easy to fix, if I could have built more than one prototype and compared them. Unfortunately, of the three PCBs I had made, two showed faults before I populated them and the third randomly connected and disconnected various signals as I gently twisted it. The first board had a short circuit between power and ground that was easy to fix. The second had the same fault but it was not clear where the short circuit was. The third seemed alright, but was unusable due to intermittent connections

on signal lines. From this, I think it was reasonable to distrust my one (partially) working prototype made from that run of boards. Any problem that I turned up could be as a result of the debugger (which is not perfect, and has its foibles), my design, my software, or a faulty connection due to a faulty PCB. In the earlier stages, the MCU was also under suspicion, as it was a beta version. This has made debugging especially challenging.

Chapter 5

The software implementation

This chapter describes my efforts to write the software components of my project. I cover the structure of my kernel, the communications subsystem, and the IEEE-1394 stack that I implemented. I try to explain why I implemented various functions, and why I chose the solutions I did.

The concept of a “real-time system” needs to be defined. Many authors provide their own definition. However, as an elegant summary, the authors of the IEEE-1394 standard [IEEE1394, pg 2] make the point that the correctness of a real-time system is dependent not only on the logical result of a computation, but also on the time at which the results are produced. They go on to define the difference between a “hard” and “soft” realtime system, stating that a “hard” real-time system is one in which it is imperative that responses occur within a specified deadline. Their definition of a “soft” real-time system is one in which the deadlines are important, but not absolute: they may be missed from time to time. Other authors, such as Magalhaes [Mag96], treat deadlines in a far more complex and general manner which I think is unnecessary for the purposes of this thesis.

The software response-time requirements for this architecture are awkward. I could not find another system like it in the literature. In short, the software in this system is expected to be overloaded. This makes it difficult to characterise the new software as a pure real-time system, as the point of real-time system design is to guarantee the meeting of deadlines.

The software will be expected to work well most of the time, but it is known that situations will occur where it will not be able to handle the sheer volume of data presented to it. One example is the surge of seismic activity just after blasting in a gold mine. With the dramatic increase in the number of seismic events, more data is captured than could ever

be relayed back to the base station. The CPU is unable to process the data before new data arrives, nor does it have sufficient storage space to buffer either the processed or the raw data.

The software could be considered to be a soft realtime system that is expected to meet its processing requirements most of the time. Due to the wide range of possible loads, designing the system for any eventuality would result in expensive hardware that spends most of its time completely underutilised. A more realistic approach would be to aim for a system that degrades gracefully under excessive load.

I first attempted to find a commercial realtime OS (RTOS) for this project. However, ISSI were not willing to pay license fees to another company for part of their system. Most RTOS implementations¹ either cost an exorbitant amount in a once-off fee, or charged “per-CPU” fees that effectively doubled the cost of the hardware. Also, the development environments for these systems usually cost more than the entire cost of my MSc. ISSI was simply not interested in such arrangements. This meant that I had to implement my own operating system, or at least a subset sufficient for their needs.

As the author of the kernel under which any processing will run, I have to ensure that I provide the primitives to allow a quick response when possible and a graceful degradation when necessary.

5.1 The language and development environment

The choice of CPU greatly affects the software and languages available for development. The ARM Software Development Toolkit, produced by ARM Ltd, provides support for assembler and C. It was also the only development environment available for the target processor at the time. It provides an Integrated Development Environment, a mature C compiler and assembler, ARM CPU core simulator, debugger and profiler. This meant that C and assembler were already looking attractive as the languages that I would use for development. Another factor that I had to consider is that the legacy software that

¹I am aware of eCos, a free open source RTOS produced by Cygnus Solutions (See <http://www.cygnus.com>), which was not available while I was implementing my kernel. At the time of writing, eCos has only just started supporting the ARM7 core. I have advised ISSI of its availability, and I think that as it becomes more mature, it is likely to become a better solution for ISSI than my implementation.

would have to be ported to this system was written in C. Although other languages have advantages compared to C [Coo96], simple practical considerations determined my choice.

5.2 The implementation of a kernel

In some ways the new design is for a realtime system and has various requirements:

- It has to be able to support multiple tasks running concurrently. The current ISSI software is implemented as several processes that communicate with each other.
- It has to have fast interrupt response. The interface to the ADCs will provide new data every few microseconds. It would be preferable to not have FIFOs built into the hardware interface. Similarly, communication with a central site requires that no bytes are lost on the serial port.
- It has to support the distribution of data across an IEEE-1394 network. This would allow great flexibility in the final configuration of a running system. For example, a particular type of data could be routed to a specialised processing board, without requiring major changes to an existing system.
- It has to do things in realtime. Particularly large seismic events would trigger an emergency response that has to be timeous to be useful.
- It has to be simple to expand and configure. Every customer has specific requirements, and customisation should be easy.

Because of the CPU used, and for cost reasons, the CPU does not provide an MMU. Also, this kernel is for a proprietary system. These two facts make protecting tasks from each other, and protecting the kernel from tasks, less important than on, for example, a desktop system. Obviously such protection would still help for testing and debugging. Also, I use the word 'realtime' to mean that the system will have to respond fast enough to allow data to be collected and processed. Hard realtime response is not required.

This sets various priorities in the design of the kernel:

- It must support synchronisation of multiple tasks. This is a basic requirement for a concurrent system.

- It must try to provide each task with as much CPU time as it requires.
- It does not have to protect tasks from each other, nor protect the kernel from them.
- It must support inter-task communication.
- It must not use much CPU time or memory. In other words, it must be efficient.
- It must support the use of many CPUs communicating via IEEE-1394.
- It must attempt to provide a structure that promotes the re-use of code.

A realtime concurrent system with multiple tasks across multiple CPUs, where the position and number of CPUs can change in the field, has its own special problems (Many of which are beyond the scope of a MSc thesis). A message naming convention has to be agreed upon to allow different tasks to communicate with each other. Each task runs within certain realtime constraints and has to be guaranteed CPU time. This could be done by the user programs (a co-operative system) or by the kernel (a pre-emptive system). A pre-emptive system is more transparent to the programmer.

The kernel has to respond promptly to interrupts, meaning that disabling interrupts within the kernel, for any length of time, should be avoided. A network protocol, and naming system, has to be decided upon, to allow tasks on different CPUs to communicate. This must ensure that the required functions will be provided, even though the configuration or number of CPUs may be changed in the field.

5.2.1 The communication subsystem

I also had to decide how tasks would communicate with each other. The transputer uses a synchronous communication system (as defined by Tannenbaum [Tan92, pg 411]). The current system produced by ISS uses this communication system extensively. However, it is not the only means of communication possible. There are methods based on shared memory [Bur90, pp 185-223] as well as various forms of message passing [Bur90, pp 227-263]. Due to my choice of using a serial bus for communication, passing messages would be more transparent to a network, and I decided to concentrate on these.

Message passing systems can broadly be classified as synchronous or asynchronous [Tan92], [Bur90, pg 228]. Asynchronous systems are ones in which the action of sending a message

does not halt the sending process. This can be more efficient but has other problems - it necessitates having a message queue for messages. Also, if references to buffers or to memory are passed around, the sending process has no idea when it is allowed to interfere with the memory area passed by reference. Because only the action of reception causes a partial synchronisation with another process, more communications are sometimes required to solve a problem. This can make a given problem more complex to solve. Burns and Wellings also state that using asynchronous primitives can make it more difficult to prove the correctness of a complete system, but I am unsure whether this is an indictment of asynchronous message passing or the formal methods available to prove the correctness of concurrent systems [Bur90, pg 229].

Synchronous message passing primitives force a sending process to halt until the message is received by the receiving task. This is a more positive form of synchronisation, forcing both participating processes to synchronise with each other. However, it can force the sending process to halt unnecessarily when sending a message, fragmenting the execution of individual processes, from the point of view of a task scheduler, and possibly incurring a performance penalty. In any situation where asynchronous message passing is required, a special buffer process has to be created to provide this function.

Each approach has its own set of problems for which it is well-matched. However, it can be argued that synchronous message passing primitives can be built up from asynchronous primitives. Thus, an application programmer could build a library of synchronous primitives and use those for the relevant problems. Also, it is my feeling that the number of pending messages in a process' input message queue can provide a good indication to a scheduler of where to allocate CPU time. Preliminary simulations have backed this feeling for simple systems but this is an area for further study.

Another consideration in message passing systems is how processes identify the destination for their messages. In direct systems, processes name each other. In indirect systems, an intermediate name is used, much like a post office box (which explains why such a system is sometimes referred to as a "mailbox" system). While direct naming is simpler to implement, indirect naming has no limitations and provides a useful tool in modularising software [Bur90, pg 231]. Mailboxes can be used as the interface between distinct parts of the system. This advantage is one that I consider important. An example is given in Figure 5.1.

I decided to name my mailboxes by the type of data they would pass. This means that




Figure 5.1: A simple example of how processes would communicate via mailboxes. Each process only has to know the name of a mailbox to communicate effectively.

data could, for example, be named as raw ADC input, decimated seismic data, or error log information. The kernel simply has to route the data to a process that indicates that it handles that type of data. This ensures that any process need not know which other process will accept its output or produce its input. Hopefully, this will allow easier integration of processes across multiple CPUs. The same mechanism can be used for synchronising processes and other such applications.

In order to keep the kernel simple, and to avoid problems with priority inversions and the like, I initially decided to implement the kernel task switching using a round-robin, variable time slice, pre-emptive switcher. Each process would be guaranteed some time quantum per scheduler cycle, but the proportion of time given to a process would be adjusted by the kernel. The maximum time used to run all tasks once would have a hard upper limit. Data would pass from process to process via the kernel, which would keep track of all buffers used, and give larger time slices to processes with longer input queues. Eventually, due to time constraints, I decided to implement a simple round-robin, pre-emptive context switcher, in an easily upgradeable manner.

Interrupts are handled by the CPU interrupt hardware and interrupt service routines, which pass data to the kernel, too. Obviously, this was a potential source of problems, as an interrupt might be interrupting a task that is also passing data to the kernel. The challenge was to provide a safe implementation, while using a minimum of interrupt disables.

5.2.2 A suggested programming model for this kernel

I envisage the code run on this system to be split into three types. At the most abstract level are the the applications that process data. They should be fairly immune to changes in the underlying hardware. At an intermediate level are the device handlers. These processes collect data from interrupt routines and pass them to applications, and vice versa. Also, they collect data from these routines, to pass on to applications. These processes should have a limited dependency on the underlying hardware, and should carry most of the burden in providing a non-specific interface to the hardware. The lowest, and final, level consists of the interrupt routines themselves. They are not scheduled in any way, and are executed asynchronously when activated by the CPU's interrupt vector circuitry. However, they are still capable of sending and receiving messages.

5.2.3 The primitives provided

Choosing a minimum set of useful primitives that a kernel should provide is a difficult task. I have tried to implement the bare minimum, while keeping it simple to add extra functionality in the future. How these functions relate to each other is shown in Figure 5.2. So far, I have decided upon, and implemented, the following primitives:

AddProcess(uint Vector, uint Dat, uint TaskSP):

Adds a process to the process list. Returns its PID after having added it to the list. Gives the process a stack, the size of which is a supplied value, and copies one 32-bit parameter to the r0 register. The process code should be re-entrant.

RegisterType(uint MsgID, uint PID):

Marks the given process as being eligible for reception of a particular datatype.

WaitMsg(TMsgHandle **Msg, uint MsgID):

Waits for a message to arrive. If nothing is in the input queue, blocks until something arrives. Can be used by an interrupt. An interrupt executing a blocking wait would be a serious error condition.

CheckMsg(uint MsgID):

Used to determine if there is a message available. Should be used by interrupt routines.

SendMsg(TMsgHandle **Msg, uint MsgID):

Sends a block of data of a specific type. The block sent is now no longer yours. Can be used by an interrupt.

WaitOnMsgList(uint *MList):

Does a blocking wait on a list of Msg IDs. Returns the offset of an ID with a non-empty message queue.

Yield(void):

Gives up the remainder of your timeslice. This is useful for processes that sit in infinite loops servicing requests, for limiting their CPU usage.

Block(void):

Marks the current task as blocked and then does a Yield().

UnBlock(uint PID):

Marks the indicated task as ready for execution.

EInt(void):

Enables interrupts and returns the previous interrupt state.

DInt(void):

Disables interrupts and returns the previous interrupt state.

SetInt(int ReqIntState):

Sets interrupt status to the desired state and returns previous state. This replaces DInt and EInt but they have not yet been completely removed.

GetPID(void):

Returns the current process ID. Can be used by interrupts and processes, as interrupts also have a process ID.

5.2.4 The kernel structure

The main loop in the kernel is the task switcher. It switches between available tasks and is called by a timer interrupt. High speed IO events are handled by interrupts. This means that the servicing of an IO event is delayed by the handling of an event with a higher interrupt priority, or by the kernel itself disabling interrupts. There is not much that can be done in the first situation, except to minimise the amount of processing done in an interrupt. The second case provides much encouragement for designing the kernel in such a way as to minimise delays due to disabled interrupts. The simple solution for ensuring reliable execution during these cases is to disable all interrupts when servicing an interrupt and during the execution of the critical parts of the kernel. Unfortunately, this can cause unnecessary delays in servicing an interrupt.

I eventually decided on a three-tier approach, as is shown in Figure 5.3. The ARM CPU core provides two layers of interrupts: the FIQ (or Fast Interrupt) and the IRQ (or Interrupt). The FIQ has a higher priority than the IRQ, which is used to trigger a context




Figure 5.2: The functional dependencies of the functions provided by the kernel and the message passing system.

switch. Thus, temporarily disabling the IRQ ensures that an operation will be atomic at the task level but FIQs will still interrupt the execution of tasks. The point of the FIQ is that it allows fast interrupt response. The ARM core even banks several of its registers when switching into FIQ mode, to save on latency and overhead. Therefore, hardware that requires a fast response should be tied to the FIQ interrupt. Hardware that can tolerate a few microseconds of latency can be connected to the IRQ interrupt. FIQ device handlers cannot use the kernel message passing functions because they could interrupt the kernel in the middle of another message passing operation. However, IRQ device handlers can use the message passing subsystem, as they only ever interrupt the subsystem at convenient moments. This should make it simple to write drivers that abstract the hardware in an elegant manner.

FIQ device handlers can generate IRQ events, meaning that the FIQ handler's sole purpose can be to hide latency in the IRQ handling of events. An external device can generate a FIQ and the FIQ can service the device and update internal buffers. Periodically, the FIQ can generate an IRQ to force a slower handler to fetch a buffer and pass it onto the rest of the system using the message passing subsystem. This guarantees a fast response to peripherals requiring it, and lessens the constraints on the remainder of the system. It is




Figure 5.3: The interrupt handling in the kernel and how it fits together with the context switcher and message passing (MP).

worth noting that this system does not often have to process data and provide a fast reply, so for most applications it is acceptable to hide latency using multiple buffers.

5.3 Problems encountered

Once I had built my first prototype, I started the development of the kernel software for the ARM core. Progress was swift while I was still writing routines that would be required later, such as those to add tasks and do context switches. Then came a time when I had to get task switching working. Almost immediately, I was stopped by a very hard problem: I could not determine how to use the interrupt controller. The documentation I had was still preliminary and I had to guess at a few steps in the process of programming the various peripherals and the interrupt controller. This delayed me excessively, as it took me a long time to realise that the problem was not my fault, and I spent much time trying different code combinations to solve the problem.

Interrupt controller

I was able to get the on-board timer to generate an interrupt request. By using the debugger, I could see that the interrupt controller on the MCU (note that this is external to the CPU core) was receiving the interrupt request but was not passing it on to the ARM core. I tried to enable the interrupts but could not. Writes to the interrupt enable mask register were simply ignored. Nowhere in memory could I find an address that would change the value of the mask register. I was completely stalled and contacted Atmel. They were horrified to discover that the mask revision of the beta chips I had been sent was one that they thought had never even left the factory. They rushed me a newer version and it became possible to enable interrupts. They had also fixed the erratic behaviour of the A0 line in the memory interface, mentioned earlier in section 4.2.1.

However, I still had a problem - the interrupt controller would behave as I expected after a power up, but it has an internal stack of pending interrupts, and if certain memory address were strobed in the wrong order, or too late, it could sit in a state where it would never assert the core's IRQ line. I fixed this by disabling all interrupts and then strobing all the correct addresses in a loop until I was sure that the "pending" stack was empty. At this point I had a reliable timer interrupt and could start testing my task switching routines.

Atmel later changed the way in which their interrupt controller worked, to eradicate this and other effects caused by having registers that changed the state of the hardware when read.

Banked registers

At some stage I inadvertently introduced a bug that was intermittent yet fatal. The MCU would run for a few seconds and then would end up executing in some random section of memory. The internal state of the CPU was such that I couldn't see where it had come from. This bug took a long time to find; I eventually traced it down to the last few assembler instructions at the end of my task switch routine.

The ARM core has banked registers to save on register backup operations during interrupts. Inside an interrupt, and especially when switching contexts, it is sometimes necessary to access the banked registers. However, it takes time for a bank switch to occur. In the ARM7TDMI, two instructions should not try to access banked and unbanked registers consecutively, without some sort of intervening instruction. If you do attempt to do so, the bank switch usually works, but is not guaranteed to do so.

My task switch routine was being called at 100Hz and the bank switch was succeeding most of the time. Occasionally, the switch did not complete in time, and an invalid value would be moved into the program counter. This caused the erratic behaviour and, eventually, a data abort exception.

Message passing

My next problem was to start implementing the services that a programmer would expect from the kernel. My primary concern was the message passing subsystem, as it would influence the rest of the system dramatically. I spent by far the greatest amount of time trying to decide how to implement it. I wanted to avoid typecasting pointers whenever I had to deal with a message. A pointer to a void didn't solve my problem - it just forced me to typecast all my pointers, rather than some of them (the ARM compiler is fairly fussy in this regard in its default state). I tried a few different approaches, and after a few false starts, settled on the current implementation. It depends heavily on linked lists, which are conceptually simple, but can be tricky to get right. Most of the development problems

associated with the message passing system were related to edge conditions on the linked lists that I hadn't resolved correctly.

The debug channel

It became clear after a while that it would be useful to have some sort of debug output. One reason for choosing the Atmel MCU was that it had a full debugging facility, including debug output, built into the core. However, the ARM Software Development Toolkit (SDT) had a particularly bad bug in the software for viewing the debug channel output. The viewer insisted on floating above all other windows, so I eventually closed it in frustration. However, there was no way to get that window open again! The window also disappears when you upgrade from a particular version of the debugger to a slightly later version - something I discovered later. Reinstalling the software did not fix the problem.

Several months later, in desperation, I installed an older copy of the SDT on another machine, and compared Windows registry entries for the two versions of the program against each other. Unfortunately, they were quite different in the areas referring to the debugger and the debug channel viewer. I thought I could see a pattern, though, and after a morning of trying different registry entries and structures, I managed to convince the version I had to open the required window. Soon thereafter, I wrote a small debug message server for my kernel which would check a circular FIFO and would copy any new data found to the ARM debug channel. Finally, I had text output to my screen on the host computer! The debug channel viewer is still somewhat rudimentary, but it is infinitely more useful than no viewer at all.

With the addition of debug output, software development became much easier. I wrote a timer server that accepted messages from other processes and interpreted them as requests for a reply after a delay specified in the message. Thus, another process could send a message requesting a reply in five seconds and then do a wait for that message; the process would then wake up after five seconds to continue processing. This mechanism was also useful for implementing timeouts on a message wait. A process sent a message to the server and then did a `WaitOnMsgList` (see section 5.2.3) for both the reply and the other message type. The timer does not yet provide an easy way to associate requests and replies.

5.4 A simple test

As a simple test application I implemented a solution to the Dining Philosophers problem [Bur93, pp 93-97]. Five philosophers are given five seats at a round table, but only five chopsticks with which to eat, with each chopstick being placed in the space between adjacent place mats. If each philosopher spends a random amount of time eating and thinking, how should chopsticks be allocated so that no philosopher starves to death? This is a well-known computer science problem, intended to be solved in a concurrent environment, and has a well-known set of solutions. All of these solutions require one or another synchronisation primitive, and some form of concurrency that works. It is a simple, well understood example, with a simple solution, and is very intolerant of mistakes in either its implementation, or the implementation of the underlying primitives it uses. If a chopstick gets lost, our very absentminded philosophers soon starve to death.

I made each philosopher a separate process that registered to receive two types of message. One message type corresponds to the left side of the place mat, the other to the right. Note that no two processes can register to receive the same type of message, so two message types refer to the same chopstick. This applies for every chopstick, and each message type should be associated with the edge of a place mat, rather than a chopstick. A message will be sent to that type if a chopstick crosses the corresponding boundary of that mat.

Here is the C code I used to implement this test:

```
void Ph(int PhNum)
{
    TSMsgHandle *MyLeftChopstick;
    TSMsgHandle *MyRightChopstick;
    TSMsgHandle *MyTemp;

    int LC, RC;    /* Addresses to give chopsticks to */

    char *foo = "Philosopher x is eating.\n";

    /* Figure out where our messages are going */
    if (PhNum > 1) {
        LC = (PhNum*8)-7;
    } else {
        LC = (6*8)-7;
    }
}
```

```
};

if (PhNum < 5) {
    RC = (PhNum*8)+7;
} else {
    RC = (0*8)+7;
};

/* We have to register for a chopstick from the left and right */
RegisterType((PhNum*8)-1, GetPID()); /* From left */
RegisterType((PhNum*8)+1, GetPID()); /* From right */
RegisterType((PhNum*8)+3, GetPID()); /* Timer reply port */

/* Tell the waiter I'm ready */

WaitSMsg(&MyTemp, ALLOCSMSG);
SendSMsg(&MyTemp, 1);

/* Now we begin */

while (1) {
    /* Think */

    WaitRand((PhNum*8)+3);

    /* Scrabble for chopsticks */

    if (PhNum == 1) {
        WaitSMsg(&MyRightChopstick, (PhNum*8)+1);
        WaitSMsg(&MyLeftChopstick , (PhNum*8)-1);
    } else {
        WaitSMsg(&MyLeftChopstick , (PhNum*8)-1);
        WaitSMsg(&MyRightChopstick, (PhNum*8)+1);
    };

    /* Eat */

    foo[12] = PhNum+48; /* Quick output hack until I get */
    DebugMsg(foo); /* sprintf() working */
    WaitRand((PhNum*8)+3);

    /* give back chopsticks */
```

```

    MyLeftChopstick->MsgPtr->SMsg[0]=PhNum;
    SendSMsg(&MyLeftChopstick , LC);
    MyRightChopstick->MsgPtr->SMsg[0]=PhNum;
    SendSMsg(&MyRightChopstick, RC);
};
}

void DoPhilosophers(void)
{
    int i;

    TMsgHandle *MyTemp;

    /* Open a comms channel */
    RegisterType(1, GetPID());

    /* Create 5 philosophers with 1K stack space */
    for (i=1; i<=5; i++) { AddProcess((unsigned int) &Ph, i, 1024); };

    /* Wait for them to say they're ready */
    for (i=1; i<=5; i++) {
        WaitSMsg(&MyTemp,1);
        SendSMsg(&MyTemp,DEALLOCSMSG); /* Discard the messages */
    };

    /* Set the table */

    WaitSMsg(&MyTemp, ALLOCSMSG);
    SendSMsg(&MyTemp, (1*8)-1);

    WaitSMsg(&MyTemp, ALLOCSMSG);
    SendSMsg(&MyTemp, (1*8)+1); /* 1st philo gets 2 chopsticks */

    WaitSMsg(&MyTemp, ALLOCSMSG);
    SendSMsg(&MyTemp, (3*8)-1);

    WaitSMsg(&MyTemp, ALLOCSMSG);
    SendSMsg(&MyTemp, (3*8)+1); /* 3rd philo gets 2 chopsticks */

    WaitSMsg(&MyTemp, ALLOCSMSG);
    SendSMsg(&MyTemp, (4*8)+1); /* 1 chopstick between 4 and 5 */
}

```

}

First, the test initialisation creates the five philosophers. Next, it registers to receive a notification message. The philosopher tasks initialise themselves and send a notification that they are ready. The initialiser then places chopsticks in the correct positions by sending messages of the correct types. Each philosopher thinks for a while and starts waiting on the arrival of a message indicating the availability of a message on a particular side. All philosophers wait for a chopstick, first on one side, then on the other, except for one philosopher who waits in the opposite order. This is to avoid any possible deadlock caused by circular requests for resources [Bur93, pp 84]. Each philosopher waits for one chopstick, then the other, and eats. On completion of eating, the philosopher replaces the chopsticks by sending messages of the correct type. Each philosopher process reports its status using the debug facility mentioned earlier.

The test output from the program was as expected, and the internal process and kernel data structures were consistent with what I required.

It was at this point that I started writing my IEEE-1394 software drivers and protocol stack.

5.5 The IEEE-1394 protocol stack

It was decided early that it would be sufficient for me to demonstrate that my hardware was capable of communicating with other hardware via the IEEE-1394 bus. However, I felt that I could do better than this. Demonstrating that something can operate at the physical layer level might be meaningful but would not be particularly useful. Also, other problems that could occur as a result of a design flaw or some other problem in my kernel would not be revealed. An implementation of a IEEE-1394 stack would be a good test of the other code already written for the hardware.

The stack, at the time of writing, is not fully IEEE-1394 compliant. Certain features have been omitted, simply because they have not been required yet. However, I have attempted to ensure that all the necessary infrastructure is in place. Adding the extra features should be a matter of filling in a few stub routines and perhaps adding a new routine here or there. Further details will be presented in subsequent sections.




Figure 5.4: The structure of an IEEE-1394 stack. More detailed versions of this diagram can be found in [IEEE1394, pg 22] and [And98, pg 43].

5.5.1 Overview of a generic IEEE-1394 stack

The IEEE-1394 stack does not use the seven layer OSI model. As is shown in Figure 5.4, it uses some parts of the OSI model, but has other additions and modifications to support isochronous data transfers (which are presented at the link layer) and CSR architecture support (which sits “next to” the link and transaction layers, rather than above them) [And98, pg 42].

The protocol layers are:

- Bus Management Layer: provides services to affect all node configurations on the bus, should the current node be chosen bus manager [IEEE1394, 3.8].
- Transaction layer: provides asynchronous services to support CSR architecture operations, such as read, write, and lock. These operations are further explained in

section 5.5.2.

- **Link Layer:** provides a half-duplex data packet delivery service. Acknowledgements are returned for asynchronous packets, but not for isochronous packets [IEEE1394, 3.6].
- **Physical layer:** the electrical and mechanical interface required for the transmission to, reception from, and arbitration of, the serial bus [And98, pg 42].

The Bus Management Layer provides various services. Some of them are provided to all the nodes on a bus by a single node. Others are configuration services for the local node that can be accessed remotely or by local applications. Some of these services are an optional part of the IEEE-1394 standard, while others are required for a IEEE-1394 node. In order to be compliant, a minimalist configuration ROM and CSR register implementation is required. The ROM is a section of memory in a particular format, that should be available for reads by other nodes, and supplies information about the node [IEEE1394, 8.3.2.5.2]. The CSR registers are a mixed group of read only, write only, and read/write memory addresses used to control the node, or to read information about the dynamic state of the node or bus [IEEE1394, 8.3.2.2].

The transaction layer has responsibilities that are not immediately obvious. It has to keep track of transactions on behalf of applications and associate any responses received with the outgoing message that prompted them. It has to monitor the age of transactions, and discard them and indicate an error if they should time out. It has to generate unique transaction labels for outgoing requests, for association purposes. It has to be able to handle multithreaded transactions, meaning that a requester may issue multiple requests, with many of them outstanding at any one time, and which can be serviced out of order [IEEE1394, 3.5].

5.5.2 The significance of the CSR Architecture primitives

The CSR architecture is defined in [IEEE1212] and defines a structure and set of primitives that a bus should have in order to be compliant. The idea is that nodes, on multiple busses of different types, will be much easier to control and use if software only has to support one set of primitives. Compliant nodes are expected to provide a configuration ROM and

registers that follow a known format. These facilities are provided in a IEEE-1394 node by the Bus Manager Layer mentioned in section 5.5.1.

A node is expected to be able to perform a read, write or lock transaction. The write is a write to another node's address space. The read is a write requesting a reply containing the contents of a particular address. The lock transaction requests that an indivisible read-modify-write operation be performed in the other node's address space. There are a number of subcommands specifying which modification should be applied, such as compare-and-add or mask-and-swap [IEEE1212, 3.3], or others.

The lock transaction is particularly noteworthy, as atomic transactions are very useful in implementing synchronisation primitives in parallel processing system [Tan92, pg 41]. Seeing as this project is intended to be used in applications where distributed parallel processing is possible, this feature is important. To some extent, the fact that I have implemented a message passing system that can be virtualised over the bus without much effort makes this feature less important. However, I think it likely that it will be used in this system sometime in the future, as it is such a useful primitive.

5.5.3 My 1394 protocol stack implementation

The Texas Instruments chipset that I have used to implement the IEEE-1394 hardware support comes in two parts: a physical layer and link layer chip. The link layer chip, as its name implies, implements most of the IEEE-1394 link layer. It expects to be fed packet data in particular formats [Tex98, pg 5-1]. The format tells the chip whether the packet is a read, write or lock transaction, and whether the data is a response or a request. The different types of packet possible are shown in Table 5.1. The formats expected by the link layer chip, and the formats specified in the IEEE-1394 standard, are similar but not exactly the same (For example, contrast [IEEE1394, 6.2.2] and [Tex98, 5.1.1]). Also, any other chipset which may be used by ISSI in the future could be expected to have different formats, and the method for presenting the data to the chipset will most likely be different.

This indicated to me that I should try to keep the hardware dependent parts of the stack separate from the remainder. I decided to break the IEEE-1394 drivers and stack into different files, as shown in Figure 5.5.

At the lowest level is the file "ilink.s", which is merely an assembler wrapper for the interrupt vector associated with the IEEE-1394 hardware. This should be independent of the chipset




Figure 5.5: An overview of my IEEE-1394 stack implementation.

used but is dependent on the CPU, as it is written in ARM7 assembler. The software layer above that, “ilink.c” which is written in C, is dependent on the the IEEE-1394 chipset. It provides routines that initialise the chipset, read control registers, write control registers, and read and write data from and to hardware FIFOs. A second C file, “ilinkconv.c”, which is specific to the data format used by the chipset, provides routines that convert from the IEEE-1394 standard to the chipset packet formats. “ilink.c” and “ilinkconv.c” use functions from each other and can be considered as one functional unit. “ilink.c” communicates with the transaction layer using the kernel message passing mechanism.

The transaction layer has various responsibilities as discussed in section 5.5.1. The need to associate multiple transactions implies a need to have a queue of all outgoing requests. “ilinkTRANS.c” maintains a list of outgoing requests and their transaction labels in order to keep track of them. Incoming packets are automatically queued by the message passing mechanism, through which they are passed to get from the link layer to the transaction layer. Outgoing packets are also queued by the message passing system, so no queuing is done internally to the transaction layer.

The asynchronous message passing paradigm mapped particularly well to this problem, as can be seen in Figure 5.6. It has saved me having to implement multiple input and output queues specifically to keep track of multiple transactions. It has only been necessary to

Transaction Code	Name	Comment
0_{16}	Write request for data quadlet	Quadlet payload
1_{16}	Write request of data block	Block payload
2_{16}	Write response	No payload
4_{16}	Read request for data quadlet	No payload
5_{16}	Read request for data block	Quad payload
6_{16}	Read response for data quadlet	Quad payload
7_{16}	Read response for data block	Block payload
8_{16}	Cycle start packet	Quad payload
9_{16}	Lock request	Block payload
A_{16}	Isochronous data block	Block payload
B_{16}	Lock request	Block payload

Table 5.1: The different possible types of packet available in IEEE-1394, from [IEEE1394, 6.2.4.5]. Unspecified values are reserved.

implement code that literally “tags” transactions and sends them on their way.

The only complication has been keeping track of when a transaction times out. The transaction layer code solves this problem by calculating when the transaction will time out and storing this in the internal list of transaction codes (the “tags” mentioned earlier). It sends a message to the timer server asking for a reply when the oldest message will time out. This message is waited for in parallel with incoming and outgoing transactions, and its reception forces a flush of any out-out-date transactions.

This approach works well because only one timer request is ever issued at a time, and when multiple transactions are successfully conducted, only one message per timeout period is generated, and the timeout period is typically quite long. Other data about the transactions are stored to stop late replies from being associated with new transactions that happen to have the same transaction code.

Above this layer are the applications and CSR address space handlers. Ordinary applications can only initiate transactions and receive replies. Address space handlers are mapped into the CSR address space by the transaction layer. Incoming request packets are delivered to the correct CSR handler depending on their address. At the moment, this is done using a switch (or case) statement. This is good enough for this small system, but it could be easily upgraded to be dynamic by making the transaction layer register a message ID to be used by handlers to assign themselves address spaces.




Figure 5.6: The queue structure used to implement the transaction layer functions.

5.6 Testing the 1394 stack

At the time of writing, my implementation of the stack is not fully IEEE-1394 compliant. That is, it doesn't provide all the facilities required in order to meet the minimum requirements [IEEE1394, 1.7]. However, it does provide a sufficient subset of capabilities. The infrastructure is in place and I have tried to provide at least one implementation of any significant class of operation. This infrastructure has been built and tested in stages.

5.6.1 Stages of implementation and testing

My first step was to read from, and write to, the chipset. After solving the problem mentioned in section 4.2.1, I started writing the low-level (bit level) infrastructure to talk to the chipset. Because of the way in which I had wired the 1394 chipset, I could only do a 32-bit register read or write as two separate 16-bit operations. Thus I had to write two small functions that could read or write 32-bit values. This suited me well because I was trying to separate the higher levels of the IEEE-1394 stack from the hardware. Forcing any operation on the chipset to go through those functions has made it simple to modify the stack to work on future boards with different memory layouts. I wrote these functions and tested them by copying the LLC internal state into another section of memory, and by changing various registers. Examining the memory dumps showed that the functions were working as desired.

The next stage was writing an interrupt routine that would examine the LLC status and call any relevant subroutines. Soon I had a section of code that would be called when a packet had arrived. I then started writing "ilinkconv.c", which provides the facilities to read a packet out of the LLC FIFO, and convert them to the IEEE-1394 specification format, which I had decided would be the format used by the link layer. I sent test packets by hand to the board, using a Philips Reference Design Kit (RDK) that I had borrowed for this purpose. I breakpointed the conversion routines and checked their output.

At this point it became possible to start the implementation of the transaction layer. I decided on the method that an application would use for requesting a read packet be sent to another device and wrote a small test application. I then wrote the transaction layer to accept requests from applications and pass them down to the link layer. At the same time, I modified the code I had already implemented at lower layers to send packets to the transaction layer. Eventually, the read request was successfully transferred from the

application to the transaction layer to the chipset and across to the Philips RDK. Using the interface on the Philips board, I could analyse the structure of the packet and convince myself that it was as it should be. Naturally, the RDK also responded correctly to the read request, which meant that I had to implement more infrastructure to get the response back up to the application. It also became necessary to associate incoming responses with a previous outgoing request, which forced me to construct the transaction layer labelling system I mentioned in section 5.5.3. This I tested with single outgoing reads and then, eventually, a program that did multiple reads from the address space of other nodes.

The work I had done allowed applications on the board to query other IEEE-1394 devices, but it still did not let local applications provide services to other devices. An incoming read or write had no obvious target - the transaction layer only knew how to associate incoming responses with previous transaction requests. This also meant that I did not have a mechanism that would provide facilities to implement the Bus Management Layer. I added the code mentioned in section 5.5.3 to route incoming requests to higher layers. I needed this capability to control a IEEE-1394 hard disk drive (HDD) that will be used at ISSI in the future, and the work I have done on the HDD driver has shown that this code behaves as I expect.

5.6.2 Summary

I am confident that there are no fundamental design flaws in my IEEE-1394 implementation. I have successfully communicated with a Philips RDK board and an IEEE-1394 HDD. Adding new facilities as I have needed them has been a comfortable experience, not requiring any major rewrites, and I think I have covered enough of the required functionality to uncover any potential structural flaws. However, I think it is possible that there are still bugs lurking within the implementation, either because I have misunderstood one or more details of the IEEE-1394 standard, or because I have simply done something wrong. I hope that my efforts to make the code easily understandable and readable will mitigate any such problems.

Chapter 6

Consolidation

In section 3.4, I explained what I intended to achieve in this project. So far I have stated what I have done and why I chose various components or methods of implementation. I have listed the problems I had and how I overcame them. I have shown how I tested the sections of the system as I implemented them. However, I have not yet clearly stated the successes, limitations and shortcomings of my current implementation.

6.1 The hardware

In section 3.3.1, I explained my vision for each hardware module in a future system. I have produced the core of one of these modules, and ISSI has started developing hardware and software around it. This collision between a vision and reality has highlighted some problems with my approach.

My initial prototype provided an IDC connector with most of the signals I thought would be used for interfacing to the prototype. In the end, as the availability of components changed and the specifications of the devices that would interface to it changed, it became easier for ISSI to build their own prototype board. They added their own Programmable Logic Device (PLD), to replace some of my discrete logic devices, and added their own logic for interfacing to their devices. Thus, the extra effort I spent manually routing those connections was largely wasted.

As I said in section 4.1, I initially picked the TSB12LV31 Link Layer Controller simply because it was available. It has reasonable power consumption but has a very small on-

board FIFO, severely limiting the size of the packets that it can accept. This could create performance limitations in the future. There is a successor to this chip with much larger FIFOs, but it consumes significantly more power. I think the final solution will be to port the software to another vendor's IEEE-1394 chipset, when it becomes available. Some companies are announcing single chip solutions that contain both the LLC and PHY, and are claiming better power consumption and FIFO sizes. The current implementation uses more power than I would like for the IEEE-1394 chipset and loads the CPU more than it should.

In retrospect, the Atmel AT91M40400 still seems like a good choice of CPU. It is around four times faster than the Transputer CPU it replaces, according to benchmarks done at ISSI. ARM is selling its CPU core to more and more companies, and it looks like there will be a good variety of ARM-based MCUs available in the future. The power consumption of the chip is well within the estimates given by the manufacturers. However, it is already not powerful enough for some of the applications envisioned. I had intended that one ADC be connected to one CPU board. This has already fallen by the wayside, as ISSI have decided it would not be cost effective. However, they are retaining the IEEE-1394 chipset in acknowledgement that it provides a high level of flexibility in expansion.

The choice of IEEE-1394 as an interconnection bus for this system has been vindicated. When I first chose it, there were very few commodity items available that supported it. Since then, it has grown slowly in the audio and video market, and is starting to find its way into some computer products, such as digital cameras and HDDs. The fact that HDDs are becoming available means that no in-house development of extra hardware is required to store large volumes of data. There are laptops available now with built-in IEEE-1394 ports, meaning that if debug data and realtime data are streamed to the bus, technicians in the field have access to a powerful debugging tool. Also, data can be copied off internal HDDs on a standalone system, with little trouble.

The greatest problem with my design is that it uses SRAM for storage. The SRAM we use provides excellent power consumption and acceptable speed but it is expensive on a per megabyte basis. Some applications envisioned by ISSI would require more RAM, yet this would push up the price of the board substantially. The SRAM on the board is currently the most expensive part of the design. Unfortunately, I have not been able to find anything better.

6.2 The software

The work I have done can be broken into three sections. First, I needed to implement a basic kernel. Then I had to implement some form of inter-process communication. Finally, I decided to implement a IEEE-1394 stack.

6.2.1 The kernel

In section 5.2, I have discussed all the requirements for my kernel, and how I decided to approach the problem. I tried to implement only the primitives I would need and I think I have succeeded in this respect. I generally only implemented functions as and when necessary, and I haven't needed to add any more for several months. ISSI has been writing code that runs on this kernel as well, and I have had no requests for improvement to the primitives from them.

My primary concern with the kernel is the context switching and the scheduler. Currently it is a simple round-robin switcher, with only one priority level. The switcher currently uses a simple array of contexts to store the system state. Each context has 128 bytes allocated (but only uses enough for the registers and a few state bits) and the switcher skips through the list until it finds a valid task to execute. This is very fast if the next context is ready to run, taking only 36 ARM opcodes for the complete context switch. Every task that is not ready to run, for whatever reason, takes an extra nine opcodes to skip. This is pleasantly fast, and would be good enough if processes were guaranteed to spend most of their time doing blocking waits, but as soon as intensive processing is done, processes will start using their complete timeslice, and the overall system response time will increase dramatically. The context switcher can comfortably switch at a rate exceeding 1000 contexts per second, but each switch takes a minimum amount of time and the overall efficiency of the system decreases as the switcher is called more often. This means that increasing the number of context switches per second, until the round trip time for all processes is short enough, is unrealistic.

I have tried to remain agnostic as to what scheduler should be used. The legacy ISSI system uses a simple multi-level priority scheduling system: lower priority tasks do not run until all the higher priority tasks are blocked. ISSI have used this very successfully, so I expect that this will be their first choice for a scheduler.

6.2.2 The Inter-Process Communication system

I have discussed my choice of IPC system in section 5.2.1 and the reasons for my choice; I had several false starts before settling on the current implementation. The message passing routines are linked into the final system once and called from whatever process needs them, and include the necessary instructions to serialise execution within themselves. These atomic sections of code are the areas in which I think improvement could be made. They serialise execution by disabling interrupts in the CPU core.

Although code that is expected to respond quickly to outside stimulus should be run from the FIQ interrupt and thus will not be affected by the disabling of the IRQ interrupts, I would still prefer the IRQ response to be as fast as possible. It should be possible to break single large atomic sections in the message passing functions into many smaller atomic sections; this should decrease IRQ interrupt latency.

Another area for improvement is the function to send messages - it does a linear search (i.e. complexity $O(n)$) to find the linked list corresponding to a message ID. With some modification to other functions, this could be changed to a binary search (which has complexity $O(\log_2 n)$). Also, once a particular list is found, the code steps through the list to find the end and adds a message. This could be made $O(1)$ by adding a pointer to the last item in the list to the message passing data structures. I did not add this when I first wrote the code, as I was more interested in correctness than speed. I did make a conscious effort to put any slower code in the “send” functions. This ensures that the producer would always be slower than a consumer. This may not be necessary but negative feedback is more attractive to me than positive feedback.

So far, latencies in the message passing system have not had any noticeable effects.

Another reservation that I have about the message passing system is that it has no way of dealing with low memory conditions. Every process should check that an attempt to allocate a message succeeds but this can complicate its code substantially. Each process should deal with being unable to get a message in a sensible manner, just like ordinary programs should check that a memory allocation has succeeded. I would be much happier if I could provide a general scheme that would allow the entire system to modify its performance under low memory conditions. Perhaps the simplest method would be to provide a system call that reports how many messages are free. I have discussed this problem with the programmers at ISSI that will be using my code, and we have been unable to think of anything more powerful that remains general.

6.2.3 The IEEE-1394 stack

I have already discussed what I have not implemented in the full IEEE-1394 stack, but I have not given my reservations with those facilities which I have implemented.

Parts of the stack use the IPC system to queue messages. The current scheduling scheme means that packets could languish in limbo between processes, causing unnecessary transaction timeouts. Also, I have not yet put full error checking into the stack code that passes messages. Thus it is possible that a message allocation could fail, due to memory constraints. If the available memory is exceeded, it is likely that the entire system will crash anyway, but this is no excuse.

One way of solving this problem would be for the stack to request enough messages for the entire subsystem on bootup. Messages would be passed in a large circuit, from one process to another, and eventually back to the source. This has the advantage that if some part of the stack is losing messages somewhere, the entire subsystem will quickly grind to a halt. Also, this protects the entire system against denial of service attacks on the IEEE-1394 stack. The current implementation could allocate all available messages if it were flooded with enough packets.

6.3 Parts of the implementation that turned out well

There are parts of this project with which I am very satisfied. Some of those parts were as I designed them, and others simply evolved as I implemented them.

6.3.1 The kernel and message passing system

The paradigm of allowing interrupts to use the message passing system has worked excellently. Hardware dependent code can be isolated within an interrupt routine that communicates with a more generic device driver layer running as a process. My experience implementing the IEEE-1394 stack and the timer server has convinced me that this arrangement works well.

I am also very pleased with the minimalism of my kernel. I have provided very few functions but have not felt the need to provide any more while building other systems above it. At one stage I had anticipated the need to add memory management routines; then I realised

that the current ISSI software uses a standard block size for all its data and manages lists of these blocks. It also struck me that allocating a message for use was much the same as allocating memory. I decided that messages could be allocated and used as memory, and that list management would effectively be done by the kernel. This has had the advantage of making it easy to see who owns a particular section of memory. The programmers at ISSI seem to be comfortable with this arrangement, and I have not needed anything more general to date.

My message passing implementation only passes around pointers to static parts of RAM, making it fast, with other advantages: processes are merely stipulating who owns a message by passing it around. As the kernel knows exactly what pointers are valid and over what range they extend, it is trivial to virtualise this process over a network. The current implementation throws a “`ERROR_CatchallNotImplementedYet`” error when it has to send a message to an unknown destination. This error can be replaced with a call to a function that passes the message to another node. Some form of routing has to be implemented, but this could be as simple as a table manually configured through some custom CSR registers.

6.3.2 The hardware

I think that the current hardware is a good compromise between cost, power consumption and functionality. Testing has shown that it works as expected. It is also of a level of complexity that I had not previously implemented. Although routing the design manually was a frustrating task, it gave me a great sense of accomplishment when I completed it. Not only am I happy that does what it should, I am happy that I successfully built a prototype and programmed it.

6.4 Conclusion

I stated my objectives in section 3.4. I have done the following;

- I have provided hardware to which ISSI have successfully connected external devices.
- I have provided a multi-tasking kernel with a message passing system that provides the same basic functionality as the legacy ISSI hardware, and I have implemented enough code under it to show that it works.

- I have written several device drivers to show how further drivers could be implemented and, more to the point, that it is possible to do so.
- I have implemented an IEEE-1394 stack that has successfully communicated with other IEEE-1394 devices, such as a Reference Design Kit and a HDD.

Furthermore, I have designed a system that is being used by other people and may eventually be part of a commercial product for data acquisition in many environments.

References


- [And98] D. Anderson, “FireWire System Architecture, Second Edition”, Addison-Wesley, 1998
- [ARM96] ARM Ltd, “The ARM7TDMI Data Sheet”, ref: 0673a 06/96, Advanced RISC Machines Ltd, 1996
- [Atm98] Atmel, “AT91M40400 Electrical and Mechanical Characteristics”, ref: doc1078, Atmel Corp., 1998
- [Bur90] A. Burns, A. Wellings, “Real-Time Systems and their Programming Languages”, Addison-Wesley, 1990
- [Bur93] A. Burns, G. Davies, “Concurrent Programming”, Addison-Wesley, 1993
- [Coo96] J.E. Cooling, “Languages for the programming of real-time embedded systems: a survey and comparison”, *Microprocessors and Microsystems* 20 (1996) 67-77
- [IEEE1212] IEEE, Inc., “Information technology - Microprocessor systems - Control and Status Registers (CSR) Architecture for microcomputer buses”, IEEE Std 1212-1994, IEEE, New York, 5 October 1994
- [IEEE1394] IEEE Computer Society, “IEEE Standard for a High Performance Serial Bus”, IEEE Std 1394-1995, IEEE, New York, 30 August 1996
- [Lau99] R. Laubscher, “An investigation into the use of IEEE-1394 for audio and control data distribution in musical studio environments”, MSc Thesis, Rhodes University, 1999
- [Mag96] A.P. Magalhaes, M.Z. Rela, J.G. Silva, “On the nature of deadlines”, *Microprocessors and Microsystems* 20 (1996) 79-88


- [Mot96] Motorola, "DSP56L811 Technical Data Sheet", ref: DSP56L811/D Rev.2, Motorola Inc., 1996
- [Mot98] Motorola, "MCM6323A Technical Data Sheet",ref: MCM6323A/D, Motorola Inc, 1998
- [Tan92] A.S. Tannenbaum, "Modern Operating Systems", Prentice Hall International Editions, 1992
- [Tex98] Texas Instruments, "TSB12LV31 Data Manual", ref: SLLS255A, Texas Instruments, 1998
- [Tos97] Toshiba, "TC554001FTL-70V,-85V,-10V Data Sheet", ref: 961001EBA1, Toshiba America Electronics Components, Inc., 1997


Appendix A


Schematics


The following five pages contain the schematics for the project hardware.














Appendix B


PCB Artwork


The following pages contain the PCB artwork for the project hardware.





















Appendix C

Photograph



This is a picture of one of the later prototype boards, produced after the one mentioned in this thesis. Some logic has been replaced with a PLD, and a 5V to 3V level converter has been added to aid testing software with legacy 5V hardware modules. Some of the wires shown are modifications and the remainder are test points for connection to a logic analyser or oscilloscope.

Appendix D

Source Code

The source code for this project follows. Note that this code is a snapshot of work in progress, as I am adding more facilities for ISSI. However, the message passing and kernel functions have been stable for a while.

AddAlarm	133	(timer.c)
AddProcess	107	(kernel.c)
AddTime	130	(timer.c)
Block	105	(kernel.c)
BreakPt	21	(Msgpass.c)
CSRinit	5	(CSRmain.c)
CSRLoop	4	(CSRmain.c)
CSRROMRead	3	(CSRmain.c)
CSRROMWriteOrLock	2	(CSRmain.c)
CSRRead	1	(CSRmain.c)
C_Startup	113	(startup.c)
Check1394IntfOK	42	(link.c)
CheckBMSG	22	(Msgpass.c)
CheckSMSSg	20	(Msgpass.c)
CompareTime	129	(timer.c)
Dint	109	(kernel.c)
DebugHandler	34	(debug.c)
DebugWsg	33	(debug.c)
DelAlarm	135	(timer.c)
DoHDD	28	(SBP2.c)
DoPhilosophers	124	(test.c)
DumpMem	87	(linkconv.c)
EInt	108	(kernel.c)
FakeInt	111	(kernel.c)
GRFNotEmpty	92	(linkconv.c)
GetCycTime	132	(timer.c)
GetMsgID	68	(linkTRANS.c)
GetOldestTimeout	65	(linkTRANS.c)
GetPID	103	(kernel.c)
GetTLabel	61	(linkTRANS.c)
HDDLogin	27	(SBP2.c)
HackRand	121	(test.c)
HandleJDataIn	76	(linkTRANS.c)
HandleLockReq	80	(linkTRANS.c)
HandleKXLockReq	74	(linkTRANS.c)
HandleKXLockResp	75	(linkTRANS.c)
HandleKXReadReq	73	(linkTRANS.c)
HandleKXReadResp	70	(linkTRANS.c)
HandleKXWriteReq	71	(linkTRANS.c)
HandleKXWriteResp	72	(linkTRANS.c)
HandleReadReq	77	(linkTRANS.c)
HandleReadResp	79	(linkTRANS.c)
HandleTrDataReq	82	(linkTRANS.c)
HandleTrDataResp	81	(linkTRANS.c)
HandleTrTimeout	83	(linkTRANS.c)
HandleWriteReq	78	(linkTRANS.c)
Init1394	59	(link.c)
Init1394Ints	43	(link.c)
InitAIC	7	(InitAIC.c)
InitDebugHandler	35	(debug.c)
InitLLC	58	(link.c)
InitMessageSystem	12	(Msgpass.c)
InitPIO	9	(InitPIO.c)
InitTLayer	67	(linkTRANS.c)
IntVec1394C	56	(link.c)
LEDOFF	120	(test.c)
LEDon	118	(test.c)
LEDToggle	119	(test.c)
LLC_AsyncTXStuck	50	(link.c)
LLC_CSRResetCommand	49	(link.c)
LLC_CommenceTX	69	(linkTRANS.c)
LLC_CycleSecond	54	(link.c)
LLC_GRFOverflowed	51	(link.c)
LLC_HeaderError	52	(link.c)
LLC_InvalidIDCode	53	(link.c)
LLC_MCUWriteErr	55	(link.c)
LLC_PhyInt	45	(link.c)
LLC_PhyRXData	46	(link.c)
LLC_PhyReset	44	(link.c)
LLC_RXedAsyncPacket	48	(link.c)

LLC_TXReady	47	(link.c)
MsgPassTest	117	(test.c)
Ph	123	(test.c)
ReadBlockPacket	90	(linkconv.c)
ReadLLC	39	(link.c)
ReadNoPayloadPacket	89	(linkconv.c)
ReadPacket	93	(linkconv.c)
ReadPhy	41	(link.c)
ReadQuadletPacket	88	(linkconv.c)
ReadSelfIDPacket	91	(linkconv.c)
RegisterType	14	(Msgpass.c)
RetireTLabel	63	(linkTRANS.c)
RunTestSuite	126	(test.c)
SBPInit	32	(SBP2.c)
SBPLoop	31	(SBP2.c)
SBPRead	29	(SBP2.c)
SBPWrite	30	(SBP2.c)
SendBMSG	17	(Msgpass.c)
SendBlockPacket	96	(linkconv.c)
SendNoPayloadPacket	95	(linkconv.c)
SendPacket	98	(linkconv.c)
SendQuadletPacket	97	(linkconv.c)
SendSMSSg	15	(Msgpass.c)
SetInt	110	(kernel.c)
SetTimer	101	(initts.c)
SubTime	131	(timer.c)
TestLink	115	(test.c)
TimeoutLabel	64	(linkTRANS.c)
TimerInit	66	(linkTRANS.c)
TimerLoop	136	(timer.c)
TimerTest	125	(test.c)
UNBlock	106	(kernel.c)
WaitBMSG	24	(Msgpass.c)
WaitOnMsgList	23	(Msgpass.c)
WaitRand	122	(test.c)
WaitSMSSg	19	(Msgpass.c)
WakeUp1394	57	(link.c)
WriteLLC	37	(link.c)
WriteLLCMasked	38	(link.c)
WritePhy	40	(link.c)
Yield	104	(kernel.c)
linkTransLayer	84	(linkTRANS.c)

CSRmain.c

1

CSRInit.....5

CSRLoop.....4

CSRROMRead.....3

CSRROMWriteOrLock.....2

CSRRead.....1

InitAIC.c

7

InitAIC.....7

InitPIO.c

9

InitPIO.....9

Msgpass.c

11

BreakPt.....21

CheckBmsg.....22

CheckSmsg.....20

InitMessageSystem.....12

RegisterType.....14

SendBmsg.....17

SendSmsg.....15

WaitBmsg.....24

WaitOnMsgList.....23

WaitSmsg.....19

SBP2.c

27

DoHDD.....28

HDDLogin.....27

SBPInit.....32

SBPLoop.....31

SBPRead.....30

SBPWrite.....29

debug.c

33

DebugHandler.....34

DebugMsg.....33

InitDebugHandler.....35

ilink.c

37

CheckI394IntfOK.....42

InitI394.....59

InitI394Ints.....43

InitLLC.....58

IntVecI394C.....56

LLC_AsynchRXStuck.....50

LLC_CSRResetCommand.....49

LLC_CycSecond.....54

LLC_GRFOverflowed.....51

LLC_HeaderError.....52

LLC_InvalidTCode.....53

LLC_MCOWriteErr.....55

LLC_PhyInt.....45

LLC_PhyRXData.....46

LLC_PhyReset.....44

LLC_RXedAsynchPacket.....48

LLC_TXReady.....47

ReadLLC.....39

ReadPhy.....41

WakeUpI394.....57

WriteLLC.....37

WriteLLCMasked.....38

WritePhy.....40

ilinkTRANS.c

61

GetMsgID.....68

GetOldstTimeout.....65

GetTLabel.....61

HandleLkDataInd.....76

HandleLockReq.....80

HandleRXLockReq.....74

HandleRXLockResp.....75

HandleRXReadReq.....73

HandleRXReadResp.....70

HandleRXWriteReq.....71

HandleRXWriteResp.....72

HandleReadReq.....77

HandleReadResp.....79

HandleTrDataReq.....82

HandleTrDataResp.....81

HandleTrTimeout.....83

HandleWriteReq.....78

InitTLayer.....67

LLC_CommenceTX.....69

RetireTLabel.....63

TimeoutLabel.....64

TimeoutOnNotEmpty.....66

iLinkTransLayer.....84

ilinkconv.c

87

DumpMem.....87

GRFNotEmpty.....92

ReadLockPacket.....90

ReadNoPayloadPacket.....89

ReadPacket.....93

ReadQuadletPacket.....88

ReadSelfIDPacket.....91

SendBlockPacket.....96

SendNoPayloadPacket.....95

SendPacket.....98

SendQuadletPacket.....97

initts.c

101

SetTimer.....101

kernel.c

103

AddrProcess.....107

Block.....105

Dint.....109

EInt.....108

FakeInt.....111

GetPID.....103

SetInt.....110

UnBlock.....106

Yield.....104

startup.c

113

C_Startup.....113

test.c

115

DoPhilosophers.....124

HackRand.....121

LEDOff.....120

LEDOn.....118

LEDToggle.....119

MsgPassTest.....117

Ph.....123

RunTestSuite.....126

TestLink.....115

TimerTest.....125

WaitRand.....122

timer.c

127

AddAlarm.....133

AddTime.....130

CompareTime.....129

DelAlarm.....135

GetCycTime.....132

SubTime.....131

TimerInit.....127

TimerLoop.....136

AT91AIC.h

139

AT91PIO.h

141

AT91REVAaic.h

143

AT91SF.h

145

AT91timer.h

147

ORStructs.h

149

TSLlC.h

151

errors.h

153

intIDS.h

155

miscinc.h

157

msgtypes.h

161

```

1  /*****
2  * CSRmain.c
3  *
4  *
5  * CSR registers and config ROM handling for 1394
6  *
7  * December 1999, Ray Heasman
8  *
9  *****/
11 #include "miscinc.h"
12 #include "msgtypes.h"
13 #include <stdio.h>
14 #include "ORBstructs.h"
16 QUAD CSRROMMem[32]; // Make longer as you need it
18 // This process supports reads and writes to the CSR manager and CSR
19 // ROM spaces.
21 void CSRRead(TBMsgHandle *CSRMsg)
22 // Handle a read access to the CSR memory area.
23 // This is not for ROM accesses. Only addresses < (CSRBASEADDR+0x400) are allowed
24 {
25     TTransReq *CSRReq;
27     CSRReq = (TTransReq *) CSRMsg->MsgPtr;
28     DebugMsg("CSRRead called");
30     // Check the address, and decide what to do...
32     // switch (CsrReq->DestLo & 0x3FF) {
33     //     case : //
34     //         break;
35     //     default :
36     //         DebugMsg("
37     //             CSRmain.c) CSRRead: Unhandled CSR read address in transaction.\n");
38     //         break;
40     SendBMsg(&CSRMsg, DEALLOCBMSG);
42 }

```

```

44 void CSRROMWriteOrLock(TBMsgHandle *CSRMsg)
45 // Handle read access to the CSR ROM memory area.
46 {
47     DebugMsg(" (CSRmain.c) CSRWrite: Attempt by external device to modify CSR ROM.\n");
48     // FIXME - I suppose I should send some sort of failure notification, rather than letting
49     // the other node time out.
50     SendBMsg(&CSRMsg, DEALLOCBMSG);
51 }

```

```

53 void CSRROMRead(TBMsgHandle *CSRMsg)
54 // Handle a read access to a CSR ROM memory area
55 // Dont forget to make sure you have defined CSRROMMem large enough for your read/write
56 {
57     TTransReq *CSRReq;
58     QUAD Addr, TmpType, Len;
59     int i;
60
61     CSRReq = (TTransReq *) CSRMsg->MsgPtr;
62     DebugMsg("CSRROMRead called.\n");
63
64     Addr = (CSRReq->DestLo - CSRROMBASEADDRLo) >> 2; // Convert to an offset in the CSRMem array
65
66     TmpType = CSRReq->TrType & 0xFC00; // Careful not to damage our copy of the Trans Label.
67     CSRReq->TrType = TmpType | 8; // Read response
68
69     Len = CSRReq->Length; // Record length
70
71     // IMPORTANT NOTE
72     // Packets to CSR space arrive with their future destination node address copied into the
73     // fields from the source identifier. This is because:
74     // a) I couldnt find space in the structure anyway.
75     // b) You dont need it. If you got it, you were the destination, weren't you?
76     // Summary: You dont have to rewrite DestID, DestHi, DestLo, or length.
77
78     if (Len <= 4) {
79         CSRReq->Payload[0] = CSRROMMem[Addr];
80     } else {
81         Len = (Len+3) >> 2;
82         for (i=0; i<Len; i++) {
83             CSRReq->Payload[i+1] = CSRROMMem[Addr+i];
84         };
85     };
86
87     // FIXME: I should zero pad the packet here, if it isnt a multiple of four.
88
89     SendBMsg(&CSRMsg, TR_DATARESP);
90 }
91

```

```

93 void CSRLoop ()
94 {
95     TBMsgHandle *CSRReqMsg;
96     TTransReq *CSRReq;
97
98     RegisterType(CSRROMBASEID, GetPID());
99
100     while (1) {
101         // Wait for a request (or error, or response) and handle it
102         WaitBMsg(&CSRReqMsg, CSRROMBASEID);
103         CSRReq = (TTransReq *) CSRReqMsg->MsgPtr;
104         switch ((CSRReq->TrType) & 0xFF) {
105             case 0 : // A node wishes to read from the CSR ROM space
106                 CSRROMRead(CSRReqMsg);
107                 break;
108             case 1 : // A node wishes to write to the CSR ROM space
109             case 2 : // or a node wishes to do a lock transaction. Duh, it's _ROM_.
110                 CSRROMWriteOrLock(CSRReqMsg);
111                 break;
112             default: // Handle errors by dumping them
113                 if ((CSRReq->TrType & 0xFF) >= 32) {
114                     SendBMsg(&CSRReqMsg, DEALLOCBMSG);
115                 } else {
116                     // Mean if I get responses (Should never happen)
117                     DebugMsg("(CSRmain.c) CSRLoop: Received a transaction response. Eh? Wot?\n");
118                 };
119                 break;
120         }
121     }
122 }

```

```
124 void CSRInit(void)
125 {
126     CSRROMMem[12] = 0x00123456; // FIXME: FAKE Node vender ID and chip ID. GET A REAL ONE.
127     CSRROMMem[13] = 0x00123456;
128     AddrProcess((unsigned int) &CSRLoop, 0, 1024);
129 }
```

```

1  /*****
2  * InitAIC.c
3  *
4  *
5  * This file contains all the necessary routines to set up the
6  * AIC registers prior to task switching, on an AT91M40400.
7  *
8  * October 1998, Ray Heasman
9  *
10 *****/
11
12 #include "AT91AIC.h"
13 #include "AT91SF.h"
14
15 extern unsigned int SpurInt;
16
17 void InitAIC(void)
18 /* Clear AIC for taskswitching */
19 {
20     int *Base;
21     Base = (int *) AICBase;
22
23     /* First we disable any new interrupts */
24     Base[AIC_IDCR]=-1;
25     Base[AIC_ICCR]=-1;
26
27     /* Now we furiously clear any pending interrupts until the AIC shuts up */
28     do {
29         Base[AIC_EOICR]= Base[AIC_IVR];
30     } while (Base[AIC_IVR]);
31     do {
32         Base[AIC_EOICR] = 1;
33     } while (Base[AIC_ISR]);
34
35     /* set up spurious interrupt vector
36     Base[AIC_SIV]= (int) &SpurInt;
37
38     /* Put the chip into Protected interrupt mode.
39     Base = (int *) SFBBase;
40     Base[SF_PMR] = 0x27A80020;
41
42     }

```

```

1  /*****
2  * InitPIO.c
3  *
4  *
5  * This file contains all the necessary routines to set up the
6  * PIO registers prior to task switching, on an AT91M40400.
7  *
8  * October 1998, Ray Heasman
9  * Please excuse my accent. I am by habit a Pascal programmer
10 *
11 *****/
13 #include "AT91PIO.h"
15 void InitPIO(void)
16 /* Clear PIO registers, setting all IOs (except Chipselects 2,3,4,IRQ0)
17  * as being controlled by the PIO, and also set all as inputs,
18  * except for the LEDs.
19 */
21 {
22     int *Base;
23     Base = (int *) PIOBase;
24     Base[PIO_ODR]= 0x73ffff; /* Disable output on pins */
25     Base[PIO_PDR]= 0x73ffff; /* Enable PIO control of those pins */
26     Base[PIO_PDR]= 0x8c00200;
27     /* Use 0x73ffff for IRQ0 -> AIC
28     Base[PIO_OER]= 0x7208000; /* Enable output on the LEDs */
29     Base[PIO_CODR]=0x00080000; /* Switch off BUSCONTENDER */
30 }
31

```

```

1  /*****
2  * msgpass.c
3  * -----
4  * This file contains all the necessary routines to implement
5  * message passing between processes.
6  *
7  * July 1998, Ray Heasman
8  *
9  *****/
10 *****
11
12 #include "errors.h"
13 #include "miscinc.h"
14 #include "mstypes.h"
15 #include <stdio.h>
16
17 // #define MSGDEBUG
18
19 /* Now we define the structures to be used in the message handling routines
20 * See miscinc.h for the definition of TSmallMsg and TBigMsg */
21
22 /* A Message ID holder - used to store the position of the head of a linked
23 * list of messages of a particular ID */
24
25 typedef struct {
26     unsigned int ID;
27     int PID; /* Process ID of task associated with a particular Msg */
28     int LLHead;
29     } TIDHead;
30
31 /* Each valid message is pointed to by a node in a linked list. The list is
32 * pointed to by a message holder. The idea is to have a linked list for
33 * each message type, hopefully speeding up the search for a new message */
34
35 /* All the nodes are stored in an array, allowing me to check limits in
36 * a high-level fashion, and keeping everything confined to one section
37 * of memory */
38
39 typedef struct {
40     int Last;
41     int Offset;
42     int PID;
43     int MyHead;
44     int Next;
45     } TLLNode;
46
47 /* The instantiations of the structures to be used */
48
49 /* The messages are all stored in contiguous arrays, hopefully making
50 * bounds checking easy (and high-level) */
51
52 TBigMsg BMsgList[NUM_BIGMSG];
53 TSmallMsg SMsgList[NUM_SMALLMSG];
54
55 /* The message ID headers are stored in their own array */
56
57 TIDHead BIDHead[MAXNUM_BID];
58 TIDHead SIDHead[MAXNUM_SID];
59
60 /* The message handles are stored in their own array */
61
62 TMsgHandle SMsgHandle[NUM_SMALLMSG];
63 TMsgHandle BMsgHandle[NUM_BIGMSG];
64
65 /* The message ID headers need a free slot pointer */
66 int BFreeIDSlot;
67 int SFreeIDSlot;
68
69 /* The each node in the linked list is just an array element */

```

```

71 TLLNode SLLNode[NUM_SMALLMSG];
72 TLLNode BLLNode[NUM_BIGMSG];
73
74 /* The next free slot in the array of message ID heads. I am using a plain
75 * array for this, making Deregister operations expensive (I have to shift
76 * elements up to fill an empty slot), but that's ok, because Deregister
77 * should be used infrequently (Hmm. I shouldn't say things like that) */
78
79 int BFreeIDSlot;
80 int SFreeIDSlot;
81
82 /* This is the pointer to the linked list of unused nodes
83 * ie. It points to elements in S/BLLNode
84 */
85
86 int BHeadFreeLLN;
87 int SHeadFreeLLN;
88
89 /* We also need a pointer to a linked list of used nodes.
90 * These are nodes that are in use by a process and are
91 * thus not in any queues
92 */
93
94 int BHeadUsedLLN;
95 int SHeadUsedLLN;
96
97 /* Code starts here */
98
99 #define EIRet(x) { SetInt(LastInt); return(x); }
100
101 void InitMessageSystem(void)
102 /* Initialize the whole message system. All of the message subsystem state
103 * is reset */
104 {
105     int i;
106     int LastInt;
107
108     LastInt = DInt(); /* 0 is the first valid slot for a MsgID */
109     BFreeIDSlot=0;
110     SFreeIDSlot=0;
111     BHeadFreeLLN=0; /* 0 is the offset of the first node in */
112     SHeadFreeLLN=0; /* the free node list
113     BHeadUsedLLN=-1; /* No used nodes */
114     SHeadUsedLLN=-1;
115
116     /* Now initialize the linked lists. All entries are empty, and are linked
117     * into the "Free Nodes" linked list */
118     for (i=0; i<NUM_BIGMSG; i++) { /* -1 is a "NULL" pointer */
119         BLLNode[i].Last=i-1; /* Each node points to a message */
120         BLLNode[i].Offset=i;
121         BLLNode[i].PID = -1;
122         BLLNode[i].Next=i+1;
123     };
124     BLLNode[NUM_BIGMSG-1].Next=-1; /* Ensure last element leads */
125     /* to nowhere */
126
127     for (i=0; i<NUM_SMALLMSG; i++) {
128         SLLNode[i].Last=i-1;
129         SLLNode[i].Offset=i;
130         SLLNode[i].PID = -1;
131         SLLNode[i].Next=i+1;
132     };
133     SLLNode[NUM_SMALLMSG-1].Next=-1;
134
135     /* Clear all handles */
136     for (i=0; i<NUM_SMALLMSG; i++) {
137         SMsgHandle[i].Node = i;
138     };
139     EInt();
140     #ifdef MSGDEBUG

```

```

141 1   DebugMsg("msgpass.c: InitMessageSystem completed.\n");
142 1   #endif
143 1   }

```

```

145 int RegisterType(unsigned int MsgID, unsigned int PID)
146 /* Marks PID as being interested in a particular datatype */
147 {
148     int chkpos, found;
149     int LastInt;
150
151     #ifdef MSGDEBUG
152     char DBuf[60];
153     #endif
154
155     LastInt = Dint(); /*Disable Interrupts to ensure no clashes */
156     /* Check for available space and set pointers to the correct array */
157     if (MsgID & SMALLMSGMASK) {
158         if (SFreeIDSlot >= MAXNUM_SID) ERet(ERROR_NoFreeSmallIDSlots);
159
160         chkpos=found=0;
161         while ((chkpos < MAXNUM_SID) && (!found))
162             found = (SIDHead[chkpos++].ID == MsgID);
163         if (found) ERet(ERROR_MsgTypeAlreadyRegistered);
164
165         SIDHead[SFreeIDSlot].ID=MsgID;
166         SIDHead[SFreeIDSlot].PID=PID;
167         SIDHead[SFreeIDSlot++].LLHead=-1;
168     } else {
169         if (BFreeIDSlot >= MAXNUM_BID) ERet(ERROR_NoFreeBigIDSlots);
170
171         chkpos=found=0;
172         while ((chkpos < MAXNUM_BID) && (!found))
173             found = (BIDHead[chkpos++].ID == MsgID);
174         if (found) ERet(ERROR_MsgTypeAlreadyRegistered);
175
176         BIDHead[BFreeIDSlot].ID=MsgID;
177         BIDHead[BFreeIDSlot].PID=PID;
178         BIDHead[BFreeIDSlot++].LLHead=-1;
179     };
180     #ifdef MSGDEBUG
181     sprintf(DBuf, "Registered message %d for PID %d.\n", MsgID, PID);
182     DebugMsg(DBuf);
183     #endif
184     ERet(0); /* 0 == success */
185 }

```

```

187 int sendSMsg(TSMsgHandle **MsgH, unsigned int MsgID)
188 /* Send a SmallMsg, of type MsgID */
189
190 {
191     int Slot, found;
192     int LastInt;
193
194     TSmallMsg *Msg;
195
196     LastInt = DInt();
197     Slot=found=0;
198
199     Msg = (*MsgH)->MsgPtr;
200
201     if (!(MsgID & SMALLMSGMASK)) { EIRet(ERROR_NotSmallMsg); }
202
203     /* Check the node value passed to us */
204     if (((*MsgH)->Node > NUM_SMALLMSG) || ((*MsgH)->Node < 0)) {
205         EIRet(ERROR_InvalidNode);
206     }
207     /* Do some consistency checks on the passed pointer */
208     if (((int) Msg < (int) &SMsgList[0]) || ((int) Msg > (int) &SMsgList[ NUM_SMALLMSG-1])) {
209         EIRet(ERROR_MsgNotInCorrectMemArea);
210     }
211     /* Make a nasty assumption about memory being in the bottom
212     Gig of address space */
213     if (((int) Msg - (int) &SMsgList[0])%sizeof(TSmallMsg)) {
214         EIRet(ERROR_MsgAddressWrong);
215     }
216
217     /* Oh well, that will have to do. Nastier errors will go
218     undetected */
219     if (MsgID == DEALLOCSMSG) {
220         Slot = (*MsgH)->Node;
221         SLLNode[Slot].Next = Slot;
222         SLLNode[Slot].Next = SHeadFreeLLN;
223         SLLNode[Slot].Last = -1;
224         BLLNode[Slot].PID = -1;
225         SHeadFreeLLN = Slot;
226         EIRet(0);
227     };
228
229     while ((Slot < MAXNUM_SID) && (!found)) {
230         found = (SIDHead[Slot++].ID==MsgID);
231     }
232     Slot--;
233     if (!found) EIRet(ERROR_CatchallNotImplementedYet);
234
235     SLLNode[(*MsgH)->Node].MyHead = Slot;
236
237     /* Now we change Slot from a ID slot pointer to a pointer to node */
238
239     if (SIDHead[Slot].LLHead == -1) {
240         /* Handle special case of empty queue */
241         SIDHead[Slot].LLHead = (*MsgH)->Node;
242         UnBlock(SIDHead[Slot].PID);
243         Slot = SIDHead[Slot].LLHead;
244         SLLNode[Slot].Next = -1;
245         SLLNode[Slot].Last = -1;
246         EIRet(0);
247     };
248
249     UnBlock(SIDHead[Slot].PID);
250     Slot = SIDHead[Slot].LLHead;
251
252     while (SLLNode[Slot].Next != -1)
253         Slot = SLLNode[Slot].Next;
254
255     if ((*MsgH)->Node == Slot) {

```

```

256     DebugMsg(
257         "SendSMsg: FATAL ERROR - Attempt to send another process' message! System unstable.\n");
258     EIRet(ERROR_YourMessage);
259 }
260
261 SLLNode[Slot].Next = (*MsgH)->Node;
262 SLLNode[(*MsgH)->Node].Last=Slot;
263 EIRet(0); /* Everything Peachy */

```

```

265 int sendBMsg(TBMsgHandle **MsgH, unsigned int MsgID)
266 /* Send a BigMsg, of type MsgID */
267 {
268     int Slot, found;
269     int LastInt;
270
271     TBMsg *Msg;
272     #ifdef MSGDEBUG
273     char DBuf[60];
274     sprintf(DBuf, "SendBMsg for %d by %d.\n", MsgID, GetPID());
275     DebugMsg(DBuf);
276     #endif
277
278     LastInt = DInt();
279     Slot=found=0;
280
281     Msg = (*MsgH)->MsgPtr;
282
283     if ((MsgID & SMALLMSGMASK) { ERet(ERROR_NotBigMsg); }
284
285     /* Check the node value passed to us */
286     if (((*MsgH)->Node > NUM_BIGMSG) || ((*MsgH)->Node < 0)) {
287         ERet(ERROR_InvalidNode);
288     }
289
290     /* Do some consistency checks on the passed pointer */
291     if (((int)Msg < (int) &BMsgList[0]) || ((int)Msg > (int) &BMsgList[NUM_BIGMSG-1])) {
292         ERet(ERROR_MsgNotInCorrectMemArea);
293     }
294     /* Make a nasty assumption about memory being in the bottom
295     Gig of address space */
296     if (((int)Msg - (int) &BMsgList[0])%sizeof(TBMsg)) {
297         ERet(ERROR_MsgAddressWrong);
298     }
299
300     /* Oh well, that will have to do. Nastier errors will go
301     undetected */
302
303     if (MsgID == DEALLOCBMSG) {
304         DebugMsg("One big msg deallocated.\n");
305         Slot = (*MsgH)->Node;
306         BLLNode[BHeadFreeLLN].Last = Slot;
307
308         BLLNode[Slot].Next = BHeadFreeLLN;
309         BLLNode[Slot].Last = -1;
310         BHeadFreeLLN = Slot;
311         ERet(0);
312     };
313
314     while ((Slot < MAXNUM_BID) && (!found)) {
315         found = (BIDHead[Slot++].ID==MsgID);
316     }
317     Slot--;
318     if (!found) ERet(ERROR_CatchAllNotImplementedYet);
319
320     BLLNode[(*MsgH)->Node].MyHead = Slot;
321
322     /* Now we change Slot from a ID slot pointer to a pointer to node */
323
324     if (BIDHead[Slot].LLHead == -1) {
325         /* Handle special case of empty queue */
326         BIDHead[Slot].LLHead = (*MsgH)->Node;
327         UnLock(BIDHead[Slot].PID);
328         Slot = BIDHead[Slot].LLHead;
329         BLLNode[Slot].Next = -1;
330         BLLNode[Slot].Last = -1;
331         ERet(0);
332     };

```

```

334     UnLock(BIDHead[Slot].PID);
335     Slot = BIDHead[Slot].LLHead;
336
337     while (BLLNode[Slot].Next != -1)
338         Slot = BLLNode[Slot].Next;
339
340     if ((*MsgH)->Node == Slot) {
341         DebugMsg(
342             "SendBMsg: FATAL ERROR - Attempt to send another process' message! System unstable.\n");
343         ERet(ERROR_NotYourMessage);
344     };
345     BLLNode[Slot].Next=(*MsgH)->Node;
346     BLLNode[(*MsgH)->Node].Last=Slot;
347     ERet(0); /* Everything Peachy */

```

```

349 int WaitSMsg(TSMsgHandle **MsgH, unsigned int MsgID)
350 /* Wait for a message of type MsgID. A pointer to the data is returned in Msg.
351 Returns 0 if successful */
352
353 {
354     int Slot, found;
355     int Node;
356     int LastInt;
357
358     LastInt = DInt();
359
360     if (MsgID & SMALLMSGMASK) {
361         if (MsgID == ALLOCSMSG) {
362             /* Create an empty message for the user */
363             if (SHeadFreeLLN == -1) ERet(ERROR_NoFreeSLLNode);
364
365             /* First, get a free node */
366             Slot=SHeadFreeLLN;
367             SHeadFreeLLN = SLLNode[SHeadFreeLLN].Next;
368             SLLNode[Slot].Last = -1;
369             SLLNode[Slot].PID = GetPID();
370             SLLNode[Slot].Next = -1;
371             SLLNode[SHeadFreeLLN].Last=-1;
372
373             /* Nodes correspond 1:1 with Messages and Handles, so */
374             *MsgH = &SMsgHandle[Slot];
375             (*MsgH)->MsgPtr = &SMsgList[SLLNode[Slot].Offset];
376             (*MsgH)->Node = Slot;
377             (*MsgH)->UserID = 0;
378             (*MsgH)->PassByRef = 0;
379             ERet(0);
380         } else {
381             Slot = found = 0;
382             /* Fixme MAXNUM_SID is too big (Correct but inefficient) */
383             while (!found) {
384                 found = (SIDHead[Slot+1].ID==MsgID);
385             }
386             Slot--;
387             if (!found) {
388                 ERet(ERROR_MsgNotRegistered);
389             };
390             while (SIDHead[Slot].LLHead==-1) {
391                 /* If there isn't a message, block and there should be one
392                 when we wake up */
393                 Block();
394             };
395
396             /* If we get here then there's a message in the message queue */
397             /* so we unlink the item out of the queue */
398
399             Node = SIDHead[Slot].LLHead;
400
401             SIDHead[Slot].LLHead = SLLNode[Node].Next;
402             if (SLLNode[Node].Next != -1) {
403                 SLLNode[SLLNode[Node].Next].Last = -1;
404             };
405             SLLNode[Node].Last=-1;
406             SLLNode[Node].PID=GetPID();
407             SLLNode[Node].Next=-1;
408             *MsgH = &SMsgHandle[Node];
409             (*MsgH)->MsgPtr = &SMsgList[SLLNode[Node].Offset];
410             (*MsgH)->Node = Node;
411             ERet(0); /* Return success */
412         };
413         ERet(ERROR_UnreachableCodeReached);
414     };
415
416     ERet(ERROR_NotSmallMsg);
417 }

```

```

419 int CheckSMsg(unsigned int MsgID)
420 /* Check for a message of type MsgID. Returns 0 if a message exists.
421 However, it doesn't block like WaitSMsg does. If you do use it, remember
422 that busy waiting is evil.
423 */
424
425 {
426     int Slot, found;
427     int LastInt;
428
429     LastInt = DInt();
430
431     if (MsgID & SMALLMSGMASK) {
432         Slot = found = 0;
433         /* Fixme MAXNUM_SID is too big (Correct but inefficient) */
434         while (!found) {
435             found = (SIDHead[Slot+1].ID==MsgID);
436         }
437         Slot--;
438         if (!found) {
439             ERet(ERROR_MsgNotRegistered);
440         };
441         while (SIDHead[Slot].LLHead==-1) {
442             ERet(ERROR_MsgNotHereYet);
443         };
444
445         /* If we get here then there's a message in the message queue */
446         ERet(0); /* Return success */
447     };
448     ERet(ERROR_NotSmallMsg);
449 }

```

```

451 void BreakPt (void)
452 {
453 }

```

```

455 int CheckBMsg(unsigned int MsgID)
456 /* Check for a message of type MsgID. Returns 0 if a message exists.
457 However, it doesn't block like WaitBMsg does. If you do use it, remember
458 that busy waiting is evil.
459 */

```

```

461 {
462     int Slot_found;
463     int LastInt;
464
465     LastInt = DInt();
466
467     if (!(MsgID & SMALLMSGMASK)) {
468         Slot = found = 0;
469         /* Fixme MAXNUM_BID is too big (Correct but inefficient) */
470         while (!found) && (Slot < MAXNUM_BID) {
471             found = (BIDHead[Slot++].ID==MsgID);
472         }
473         Slot--;
474         if (!found) {
475             EIRet(ERROR_MsgNotRegistered);
476         };
477         while (BIDHead[Slot].ILHead==-1) {
478             EIRet(ERROR_MsgNotHereYet);
479         };
480
481         BreakPt();
482         /* If we get here then there's a message in the message queue */
483         EIRet(0); /* Return success */
484     };
485     EIRet (ERROR_NotBigMsg);
486 }

```

```

488 unsigned int WaitOnMsgList(unsigned int *Mlist)
489 /* Accept zero terminated list of (max 30) MsgIDs. Block until one of them becomes
490 valid. Scan from first to last and exit early if one becomes valid.
491 Returns offset of the MsgID of the received message in the list.
492 This does not lock out Task Switching whilst accessing the list of MsgIDs,
493 so if you share them between threads, be careful!
494 NB: This also means that it is possible for WaitOnMsgList to return an item
495 half the way down the list even though that msg arrived after another.
496 */
497 {
498     unsigned int Mask;
499     QUAD *StartOfList;
500     int Cnt;
501     int looking;
502
503     StartOfList = Mlist;
504     while (1) { /* This should never run more than twice. */
505         Cnt = 0; Mask = 1; looking = 1; Mlist = StartOfList;
506         while (looking && (Cnt < 30) && (*Mlist)) {
507             if (*Mlist & SMALLMSGMASK)
508                 looking = CheckMsg(*Mlist);
509             else
510                 looking = CheckBMsg(*Mlist);
511             if (looking) Cnt++;
512             Mlist++;
513         };
514         if (!looking) return(Cnt);
515         Block(); /* Block if we didnt find anything the first time */
516     }
517     return(0);
518 }

```

```

520 int WaitBMsg(TBMsgHandle **MsgH, unsigned int MsgID)
521 /* Wait for a message of type MsgID. A pointer to the data is returned in Msg. */
522 {
523     int SlotFound;
524     int Node;
525     int LastInt;
526     #ifdef MSGDEBUG
527     char DBuf[60];
528     sprintf(DBuf, "WaitBMsg for %d by %d.\n", MsgID, GetPID());
529     DebugMsg(DBuf);
530     #endif
531     LastInt = DInt();
532
533     if (!(MsgID & SMALLMSGMASK)) {
534         if (MsgID == ALLOCMSG) {
535             // DebugMsg("One big msg allocated.\n");
536             /* Create an empty message for the user */
537             if (BHeadFreeLN == -1) ERet(ERROR_NoFreeBLLNode);
538
539             /* First, get a free node */
540             Slot=BHeadFreeLN;
541             BHeadFreeLN = BLLNode[BHeadFreeLN].Next;
542             BLLNode[Slot].Last = -1;
543             BLLNode[Slot].PID = GetPID();
544             BLLNode[Slot].Next = -1;
545             BLLNode[BHeadFreeLN].Last=-1;
546
547             /* Nodes correspond 1:1 with Messages and Handles, so */
548             *MsgH = &BMsgHandle[Slot];
549             (*MsgH)->MsgPtr = &BMsgList[BLLNode[Slot].Offset];
550             (*MsgH)->Node = Slot;
551             (*MsgH)->UserID = 0;
552             (*MsgH)->PassByRef = 0;
553             ERet(0);
554         } else {
555             Slot = found = 0;
556             /* Fixme MAXIMUM_BID is too big (Correct but inefficient) */
557             while ((ifound) && (Slot < MAXIMUM_BID)) {
558                 found = (BIDHead[Slot++].ID==MsgID);
559             }
560             Slot--;
561             if (!ifound) {
562                 ERet(ERROR_MsgNotRegistered);
563             }
564             while (BIDHead[Slot].LLHead==-1) {
565                 /* If there isn't a message, block and there should be one
566                  when we wake up */
567                 Block();
568             };
569
570             /* If we get here then there's a message in the message queue */
571             /* so we unlink the item out of the queue */
572
573             Node = BIDHead[Slot].LLHead;
574             BIDHead[Slot].LLHead = BLLNode[Node].Next;
575             if (BLLNode[Node].Next != -1) {
576                 BLLNode[BLLNode[Node].Next].Last = -1;
577             };
578
579             BLLNode[Node].Last=-1;
580             BLLNode[Node].PID=GetPID();
581             BLLNode[Node].Next=-1;
582             *MsgH = &BMsgHandle[Node];
583             (*MsgH)->MsgPtr = &BMsgList[BLLNode[Node].Offset];
584             (*MsgH)->Node = Node;
585             ERet(0); /* Return success */
586         };
587     };
588     ERet(ERROR_UnreachableCodeReached);
589 };

```

```
590 1      ERet (ERROR_NotBigMsg) ;  
591      }
```

```

1  /*****
2  * SPB2.C
3  *-----
4  * Serial Bus Protocol - 2 driver for 1394
5  *
6  * October 1999, Ray Heasman
7  *
8  *-----
9  *
11 #include "miscinc.h"
12 #include "msgtypes.h"
13 #include "intids.h"
14 #include <stdio.h>
15 #include "ORBstructs.h"
17 extern QUAD MyNodeID;
18 extern QUAD NodeCount;
20 // Look in ORBstructs.h for definitions of all the
21 // ORB types I use, such as LoginManOrb.
23 QUAD SBPMem[1024]; // 4k of RAM from FFFF F001 0000 to FFFF F001 1000
25 void HDDLogin(int Node)
26 // Login to the HDD
27 {
28     TTransReq *TrReq;
29     TMsgHandle *MyBMSG;
30     LoginManORB *LoginOrb;
32 // We have to tell the Management agent on the HDD where to find our Login ORB
34 WaitBMSG(&MyBMSG, ALLOCBMSG);
35 MyBMSG->UserID = HDDREPLY;
36 TrReq = (TTransReq *) MyBMSG->MsgPtr;
38 // First set up the Login ORB
40 LoginOrb = (LoginManORB *) &(SBPMem[0]);
41 // Make ourselves the correct structure at the right place
42 LoginOrb->Pass.L1 = 0xFFFF;
43 LoginOrb->Pass.L2 = 0xF0010020;
44 LoginOrb->LoginResp.L1 = 0xFFFF;
45 LoginOrb->LoginResp.L2 = 0xF0010000;
46 LoginOrb->LUNDat = 0x80000000;
47 LoginOrb->Lengths = 0x001C0020;
48 // 0 len password, so use immediate data. 32 len reply
49 LoginOrb->StatusFIFO.L1 = 0xFFFF;
50 LoginOrb->StatusFIFO.L2 = 0xF0010020;
52 // Offset 32 is the status block for operations.
53 // Write
54 // 2 Quad write to MANAGEMENT_AGENT register
55 TrReq->DestID = Node | 0xFFFC;
56 TrReq->TrType = 1;
57 TrReq->Length = 8;
58 TrReq->DestChi = 0xFFFF;
59 TrReq->DestLo = 0xF0030000;
60 TrReq->Payload[1] = 0xFFFF;
61 TrReq->Payload[2] = 0xF0010000;
62 SendBMSG(&MyBMSG, TR_DATAREQ);
63 WaitBMSG(&MyBMSG, HDDREPLY);
64 TrReq = (TTransReq *) MyBMSG->MsgPtr;
66 }

```

```

63 void DoHDD(void)
64 // This functionality maybe shouldnt be here,
65 // but will live here till I figure out exactly what I need to do.
66 {
67     int Node,found;
68     TMsgHandle *MyBMSG;
69     TTransReq *TrReq;
71     char OutBuf[80];
73     RegisterType(HDDREPLY, GetPID());
74     found = 0;
75     for (Node=0; (Node < NodeCount) && (!found); Node++) {
76         if (Node != (MyNodeID & 0x3F)) {
77             sprintf(OutBuf, "Scanning node %d.\n",Node);
78             DebugMsg(OutBuf);
79             WaitBMSG(&MyBMSG, ALLOCBMSG);
80             MyBMSG->UserID = HDDREPLY;
81             // So transaction layer knows who to reply to.
82             TrReq = (TTransReq *) MyBMSG->MsgPtr;
83             TrReq->DestID = Node | 0xFFC0;
84             TrReq->TrType = 0;
85             TrReq->Length = 4;
86             TrReq->DestChi = 0xFFFF;
87             TrReq->DestLo = 0xF000040C;
88             SendBMSG(&MyBMSG, TR_DATAREQ);
89             WaitBMSG(&MyBMSG, HDDREPLY);
90             TrReq = (TTransReq *) MyBMSG->MsgPtr;
91             if (TrReq->TrType != 256) {
92                 sprintf(OutBuf, "%x -> %p\n", f*4, TrReq->Payload[0]);
93                 if (
94                     found = Node;
95                     sprintf(OutBuf, "VST HDD found on node %d \n",Node);
96                     DebugMsg(OutBuf);
97                 );
98             } else {
99                 sprintf(OutBuf, "Timeout on node %d \n", Node);
100                 DebugMsg(OutBuf);
101             }
102             SendBMSG(&MyBMSG, DEALLOCBMSG);
103             } else {
104                 DebugMsg("Skipping Myself.\n");
105             }
106         }
107     if (!found) {
108         DebugMsg("Scan done. No VST hard drives found. \n");
109     } else {
110         HDDLogin(found);
111     }
112 }

```

```

114 void SBPRead(TBMsgHandle *CSRMsg)
115 // Handle a read access to an SBP memory area
116 {
117     TTransReq *CSRReq;
118     QUAD Addr, TmpType, Len;
119     int i;
120
121     CSRReq = (TTransReq *) CSRMsg->MsgPtr;
122
123     DebugMsg("SBPRead called.\n");
124
125     Addr = (CSRReq->DestLo - SBP2ADDRLo) >> 2; // Convert to an offset in the SBPMem array
126
127     TmpType = CSRReq->TrType & 0xFC00;
128     CSRReq->TrType = TmpType | 8; // Careful not to damage our copy of the Trans Label.
129                                     // Read response
130     Len = CSRReq->Length; // Record length
131
132     // IMPORTANT NOTE
133     // Packets to CSR space arrive with their future destination node address copied into the
134     // fields from the source identifier. This is because:
135     // a) I couldnt find space in the structure anyway.
136     // b) You dont need it. If you got it, you were the destination, weren't you?
137     // Summary: You dont have to rewrite DestID, DestHi, DestLo, or length.
138
139     if (Len <= 4) {
140         CSRReq->Payload[0] = SBPMem[Addr];
141     } else {
142         Len = (Len+3) >> 2;
143         for (i=0; i<Len; i++) {
144             CSRReq->Payload[i+1] = SBPMem[Addr+i];
145         };
146     };
147
148     // FIXME: I should zero pad the packet here, if it isnt a multiple of four.
149
150     SendBMsg(&CSRMsg, TR_DATARESP);
151 }

```

```

153 void SBPWrite(TBMsgHandle *CSRMsg)
154 // Handle a read access to an SBP memory area
155 {
156     DebugMsg("SBPWrite called.\n");
157     SendBMsg(&CSRMsg, DEALLOCBMSG);
158 }

```

```

160 void SBPLoop()
161 {
162     TBMsgHandle *CSRReqMsg;
163     TTransReq *CSRReq;
164
165     RegisterType(CSRBP2BASEID, GetPID());
166
167     while (1) {
168         // Wait for a request (or error, or response) and handle it
169         WaitMsg(&CSRReqMsg, CSRBP2BASEID);
170         CSRReq = (TTransReq *) CSRReqMsg->MsgPtr;
171         switch ((CSRReq->TrType) & 0xFF) {
172             case 0 : // A node wishes to read from the SBP CSR space
173                 SBPRead(CSRReqMsg);
174                 break;
175             case 1 : // A node wishes to write to the SBP space
176                 SBPWrite(CSRReqMsg);
177                 break;
178             case 2 : // A node wishes to do a lock transaction
179                 // SBPLock(CSRReqMsg);
180                 DebugMsg(" (SBP2.c) SBPloop: Unhandled CSR lock transaction. (
181                     // break;
182                     // Handle errors by dumping them
183                     if ((CSRReq->TrType & 0xFF) >= 32) {
184                         SendMsg(&CSRReqMsg, DEALLOCMSG);
185                     } else {
186                         // Moan if I get responses (should never happen)
187                         DebugMsg(" (SBP2.c) SBPloop: Received a transaction response. Eh? Wot?\n");
188                     };
189                 break;
190             }
191         }
192     }

```

```

194 void SBPInit(void)
195 {
196     AddProcess((unsigned int) &SBPLoop, 0, 1024);
197 }

```

```

1  /*****
2  * debug.c
3  * -----
4  *
5  * Send debug messages out the ARM debug channel
6  *
7  * Hopefully, this will be extended into a production line test
8  * swife.
9  * July 1999
10 *
11 *****/
12
13 #include <stdio.h>
14 #include "miscinc.h"
15
16 #define DEBUGMSGBUFSIZE 8000
17 #define DChanGetCtrl(x)
18 #define DChanSendQuad(x)
19 #define DChanGetQuad(x)
20
21 extern QUAD Uptime;
22 char DebugMsgBuf[DEBUGMSGBUFSIZE];
23 QUAD incnt, inptr;
24 QUAD outcnt, outptr;
25
26 void DebugMsg(char *OutputMsg)
27 // Copy message into internal buffer
28 // It does not use message passing, but does have an internal buffer.
29 // Dont worry about buffer overflows at the moment.
30 // Dont send it strings that resolve to longer than 200 bytes.
31 {
32     int IntStore;
33     char TStrBuf[160];
34     char *TStr;
35
36     TStr = (char *) TStrBuf;
37     sprintf(TStr,"%d: (%d) %s", Uptime, GetPID(), OutputMsg);
38
39     IntStore = DInt();
40     while (*TStr) {
41         DebugMsgBuf[inptr] = *TStr++;
42         inptr = (inptr + 1) % DEBUGMSGBUFSIZE;
43         incnt++;
44     };
45     SetInt(IntStore);
46 }

```

```

48 void DebugHandler(void)
49 // Init and then sit in a tight loop, passing any messages to the
50 // output device
51 {
52     QUAD *bufptr;
53     QUAD tmp;
54
55     inptr = 0;
56     outptr = 0;
57
58     DebugMsg("Debug handler initialised.\n");
59
60     while (1) {
61         DChanGetCtrl(tmp);
62         if (tmp & 1) DChanGetQuad(tmp);
63         while (incnt > (outcnt+4)) {
64             DChanGetCtrl(tmp);
65             if (!(tmp & 2)) {
66                 bufptr = (QUAD *) &(DebugMsgBuf[outptr]);
67                 tmp = *bufptr;
68                 DChanSendQuad(tmp);
69                 outcnt += 4;
70                 outptr = (outptr + 4) % DEBUGMSGBUFSIZE;
71             };
72             Yield();
73         };
74     };
75 }

```

```
77 void InitDebugHandler(void)
78 // Start the Debug handler process
79 {
80     AddProcess((unsigned int) &DebugHandler, 0, 1024);
81 }
```

```

1  /*****
2  * iLink.c
3  *
4  * -----
5  * This contains all the routines for the Texas Instruments IEEEL394 *
6  * chipset.
7  *
8  * *
9  * * October 1998, Ray Heasman
10 * *
11 * *****/
12
13 #include "TSBLLC.h"
14 #include "errors.h"
15 #include "AT91AIC.h"
16 #include "AT91PIO.h"
17 #include "miscinc.h"
18 #include "intIDS.h"
19 #include "msgtypes.h"
20
21 // #define WRITEDEBUG // Uncomment to get exact transcript of writes to the LLC
22 #define LLCBase 0x600000
23 extern int IntVecI394Asm;
24 extern int IntID;
25 extern QUAD Optime;
26
27 int iLinkError;
28 QUAD WYNodeID;
29 QUAD NodeCount;
30
31 // The above is here temporarily for convenience.
32
33 /* The following variables are written to in case of error
34 so that debugger watchpoints can be used to make the debugger
35 halt the CPU in the case of a I394 error. */
36
37 int NB1394Error=0; /* For nasty errors */
38 int Arb1394Error=0; /* Less fatal errors */
39
40 QUAD LlcCarr[0x5C/4]; // Stores last read/write to chipset
41
42 void InitLLC(void);
43
44 void WriteLLC(unsigned int Reg, unsigned int Val)
45 // Writes Val to LLC register Reg, and stores the write in an internal array
46 {
47     volatile unsigned short *tmp;
48     unsigned short lo,hi;
49     #ifdef WRITEDEBUG
50     char DBuf[40];
51     sprintf(DFBuf, "W - R:%p V:%p\n",Reg,Val);
52     DebugMsg(DFBuf);
53     #endif
54
55     if (Reg <= 0x5C) LlcCarr[Reg >> 2] = Val;
56     lo = (unsigned short) (Val & 0xFFFF);
57     hi = (unsigned short) ((Val >> 16) & 0xFFFF);
58     tmp = (unsigned short *) (LLCBase + (Reg*2));
59     tmp[0] = hi;
60     tmp[2] = lo;
61 }

```

```

63 void WriteLLCMasked(QUAD Reg, QUAD Mask, QUAD Value)
64 // Mask Value with Mask, merge it with the last write and write the result to the LLC
65 // Update the internal array.
66 // Is in the mask are the bits that will change
67 {
68     QUAD t;
69     t = LlcCarr[Reg >> 2] & (Mask ^ -1);
70     WriteLLC(Reg, t | (Value & Mask));
71 }

```

```
73 unsigned int ReadLLC(unsigned int Reg)
74 {
75     volatile unsigned short *tmp;
76     unsigned short lo,hi;
77
78     tmp = (unsigned short *) (LLCBase + (Reg*2));
79     hi = tmp[0];
80     lo = tmp[2];
81     return((hi<<16)+lo);
82 }
```

```
84 void WritePhy(unsigned int reg, unsigned short val)
85 {
86     QUAD tmp;
87
88     tmp = 0x40000000 | (val << 16) | (reg << 24);
89     WriteLLC(LLCPhyAcc, tmp);
90 }
```

```
92 int ReadPhy(unsigned int reg)
93 {
94     WriteLLC(LLCPhyAcc, 0x80000000 | (reg << 24));
95     while (!ReadLLC(LLCInte) & 0x20000000);
96     return(ReadLLC(LLCPhyAcc) & 0xFF);
97 }
```

```
99 int Check1394IntfOK(void)
100 /* Check that the memory interface to the TSB12LV31 is working.
101    Because of the word unstacking operations, you can get left with
102    the chipset returning zeros on reads.
103    Returns zero for failure
104 */
106 {
107     return(ReadLLC(0) == 0xCE021394);
108 }
```

```

110 void Init1394Ints(int Vector)
111 {
112     int *Base;
113     int LastInt;
114
115     LastInt = DInt(); // Save interrupt state and disable
116
117     WriteLLC(LLCInte, 0x0FFFFFFF);
118     WriteLLC(LLCIntMas, 0x0);
119
120     Base = (int *) AICBase;
121     // When attempting to get AIC INTO to work:
122     // Debug 00 - All time. 20 - Never. 40 - Never 60 - Never
123     // 20 - responds to SW set
124     // 40 - no response
125     // 60 - responds
126     // Conclusion - 20/60 are edge triggered
127     // 00 is low level sensitive
128     Base[AIC_IDCR] = 0x10000;
129     Base[AIC_SMR16] = 0x26;
130     Base[AIC_SVR16] = Vector;
131     Base[AIC_ICCR] = 0x10000;
132     Base[AIC_IECR] = 0x10000;
133
134     LEDOff(1);
135
136     WriteLLC(LLCIntMas, 0x930b9800); // Specify what we are interested in
137     WriteLLC(LLCInte, 0xFFFFFFFF); // Clear everything
138
139     SetInt(LastInt); // Restore interrupt state.
140 }

```

```

142 void LLC_PhyReset(void)
143 {
144
145     // Tell LLC that next reset it is allowed to try for cycle master
146     // WriteLLC(LLCCont, 0x06000228); // Look it up. Pg 3-4, LLC datasheet
147
148     DebugMsg("iLink.c: NOTIFICATION - 1394 PHY reset.\n");
149
150     InitLLC();
151     // WriteLLC(0x80, 0x006100e0);
152     // WriteLLC(0x8C, 0xff9effff);
153
154     WriteLLC(LLCInte, PhRst);
155 }

```

```
157 void LLC_PhyInt(void)
158 {
159     WriteLLC(LLCInte, PhInt);
160 }
```

```
162 void LLC_PhyRXData(void)
163 {
164     WriteLLC(LLCInte, PhRRx);
165 }
```

```

167 void LLC_TXReady(void)
168 /* This is called if the LLC is ready to send a packet.
169    Any pending packets will be sent. */
170 {
171     TMsgHandle *OutgoingMsg;
172     int LastInt;
173
174     // Check if there are any messages to send
175     if (CheckBMsg(LK_DATAREQ) == 0) {
176         WaitBMsg(&outgoingMsg, LK_DATAREQ);
177         // DebugMsg("ilink.c: Packet sent at link layer.\n");
178         SendPacket((QUAD *) OutgoingMsg->MsgPtr);
179         SendBMsg(&OutgoingMsg, DEALLOCBMSG);
180     };
181     if (CheckBMsg(LK_DATAREQ) != 0) {
182         // If we get here, then there are no more packets to be sent
183         // so we should stop any further TXReady interrupts from being sent.
184         WriteLLCMasked(LLCIntMas, 0x04000000, 0x00000000); // Kill any further interrupts
185     }
186     WriteLLC(LLCInte, TXRdy);
187 }

```

```

189 void LLC_RXedAsynchPacket(void)
190 /* The LLC has received a packet. The packet has to be read and
191    sent to either the Transaction layer or the Node controller */
192 {
193     TMsgHandle *RXHandle;
194     QUAD *PacketPtr;
195     int Err;
196
197     LEDToggle(2);
198     while (GRFNotEmpty()) {
199         Err = WaitBMsg(&RXHandle, ALLOCBMSG);
200         if (!Err) {
201             // DebugMsg("ilink.c: Async packet received.\n");
202             PacketPtr = (QUAD *) RXHandle->MsgPtr;
203             ReadPacket(PacketPtr);
204             SendBMsg(&RXHandle, LK_DATAIND);
205         } else {
206             DebugMsg("ilink.c: Could not allocate msg to send packet to Transaction layer.\n");
207         }
208     }
209     WriteLLC(LLCInte, ARXDta);
210 }

```

```
212 void LLC_CSRResetCommand(void)
213 /* Tell the Node Controller that it must init a Reset */
214 {
215     DebugMsg("iLink.c: NOTIFICATION - 1394 CSR Reset interrupt request received.\n");
216     WriteLLC(LLCInte,CmdRst);
217 }
```

```
219 void LLC_AsynchTXStuck(void)
220 /* This is a nasty error condition that implies that
221    the LCC isnt Being fed outgoing packets properly. */
222 {
223     DebugMsg("iLink.c: ERROR - Firewire Asynch TX stuck interrupt generated.\n");
224     iLinkError = ATStk;
225     WriteLLC(LLCInte,ATStk);
226 }
```

```
228 void LLC_GRFOverflowed(void)
229 /* This is an error implying that the LLC isnt
230 being serviced soon/fast enough. This is not
231 a good thing, but not as bad as AsyncHTXstuck. */
232 {
233     // ReadPacket(LLCBuf);
234     DebugMsg("ilink.c: WARNING - Firewire General Receive FIFO overflowed.\n");
235     ilinkError = SntRj;
236     WriteLLC(LLCInte,SntRj);
237 }
```

```
239 void LLC_HeaderError(void)
240 /* A packet arrived that might be for us, but the header
241 was chewed up.*/
242 {
243     DebugMsg("ilink.c: NOTIFICATION - 1394 packet with chewed up header received.\n");
244     WriteLLC(LLCInte,HdrEr);
245 }
```

```
247 void LLC_InvalidTCode(void)
248 /* A packet arrived with an invalid transaction code. */
249 {
250     DebugMsg("iLink.c: NOTIFICATION - 1394 packet with invalid TCode received.\n");
251     WriteLLC(LLCInte,TCERR);
252 }
```

```
254 void LLC_CycSecond(void)
255 /* The Cycle timer seconds counter incremented. */
256 {
257     LEDToggle(1);
258     Uptime++;
259     WriteLLC(LLCInte,CySec);
260 }
```

```

262 void LLC_MCUWriteErr
263 /* Nasty error condition. The CPU spoke to the LLC in
264    an invalid manner. */
265 {
266     DebugMsg("iLink.c: ERROR - MCU-LLC write error interrupt generated.\n");
267     iLinkError = McWrEr;
268     WriteLLC(LLCInte, McWrEr);
269 }

```

```

271 void IntVect1394C(void)
272 /* This gets called by an assembler wrapper function (IntVect1394Asm)
273    that saves all registers, allowing this function to call
274    other C functions
275 */
276 {
277     // First, figure out why we were called.
278     volatile int iBits;
279     // char Buf[20];
280
281     // Set IntID, so message passing knows who we are
282     IntID = MAIN1394Int;
283
284     // if (GRFNotEmpty()) LLC_RXedAsyncPacket();
285
286     LEDToggle(0);
287
288     iBits = ReadLLC(0xC); // get Interrupt bits set
289
290     // sprintf(Buf, "iBits: %x\n", iBits);
291     // DebugMsg(Buf);
292     // Now we vector on the interrupt bits
293     // I'll use multiple IF statments
294     // It's icky, but easy to read and should compile to nice
295     // asm.
296
297     if (iBits & PhRst ) LLC_PhyReset();
298     if (iBits & PhInt ) LLC_PhyInt();
299     if (iBits & PhRRx ) LLC_PhyRXData();
300     if (iBits & ARxDta) LLC_RXedAsyncPacket();
301     if (iBits & CmdRst) LLC_CSRResetCommand();
302     if (iBits & ATStk ) LLC_AsyncnTXStuck();
303     if (iBits & SntRj ) LLC_GRPowerFlowed();
304     if (iBits & HdrEr ) LLC_HeaderError();
305     if (iBits & TCErr ) LLC_InvalidTCode();
306     if (iBits & CySec ) LLC_CycSecond();
307     // if (iBits & CarbFl) LLC_CycArbFailure();
308
309     if (iBits & McWrEr) LLC_MCUWriteErr();
310     if (iBits & TxRdy ) LLC_TXReady();
311
312     // TODO: Everything
313     // WriteLLC(LLCIntMas, 0x970b9800); // Specify what we are interested in
314     // WriteLLC(LLCIntMas, 0x930b9800); // Specify what we are interested in
315
316     WriteLLC(LLCInte, iBits);
317
318     // WriteLLC(LLCInte, 0x80000000);
319
320     IntID = 0;
321 }

```

```

323 void Wakeup1394(void)
324 {
325     int *Base;

327     Base = (int *) PIOBase;
328     Base[PIO_OER] = 0x20000;
329     Base[PIO_CODR] = 0x20000;
330 }

```

```

332 void InitLLC(void)
333 {
334     unsigned int tmp;

336     WriteLLC(LLCCont, 0x40300200);
337     WriteLLC(LLCIntMas, 0);
338     WriteLLC(LLCInte, 0xFFFFFFFF);
339     WriteLLC(LLCGRFSta, 0x1019);
340     WriteLLC(LLCAIFSta, 0x1019);
341     WriteLLC(LLCISONum, 0x00000000);
342     WriteLLC(LLCInte, 0xFFFFFFFF);

344     // WriteLLC(0x80, 0x006100e0);
345     // WriteLLC(0x8C, 0xff9effff);

347     // Now do bus reset

349     do {
350         WritePhy(1, 0x7f);
351         if (ReadLLC(LLCGRFSta) & 0x10000) {
352             ReadLLC(0);
353             while (ReadLLC(LLCGRFSta) & 0x10000) ReadLLC(0); // Wait for Reset to complete
354         };
355     } // Now Collect SelfID packets
356     while (!(ReadLLC(LLCGRFSta) & 0x10000)) {
357         ReadLLC(0xC0);
358     };
359     while ((ReadLLC(LLCBusRes) & 0x80000000) == 0);

361     // Now InitPhy

363     // tmp = ReadPhy(0) >> 2;
364     // tmp = (0x3ff << 6) | tmp;
365     // WriteLLC(LLCBusRes, tmp);

367     tmp = ReadPhy(0);

369     if (tmp & 0x2) {
370         WriteLLC(LLCCont, 0x46000a20);
371     } else {
372         WriteLLC(LLCCont, 0x46000220);
373     };

375     // Now we set the gap count on the system to 33 (Cos the Adaptec board wont change)

377     // WriteLLC(0x80, 0x006100e0);
378     // WriteLLC(0x8C, 0xff9effff);

380     // Remember our Node ID and how many nodes there are
381     MyNodeID = ReadLLC(LLCBusRes) & 0xFFFF;
382     NodeCount = (ReadLLC(LLCBusRes) & 0x3f000000) >> 24;

384     WriteLLC(LLCIntMas, 0x930b9800); // Specify what we are interested in
385     WriteLLC(LLCInte, 0xFFFFFFFF); // Clear everything

387     DebugMsg("1394 LLC init complete.\n");
388 }

```

```
390 int Init1394(void)
391 {
392     int Cnt;
393
394     /* First we make sure the Power Down on the chipset is off */
395
396     iLinkError = 0;
397     Wakeup1394();
398
399     Cnt = 0;
400     while (!(Check1394IntfOK()) && (Cnt++ < 100)) {
401         /* Keep reading LLC until we either give up or it works */
402         ReadLLC(LLCInte);
403     }
404     ReadLLC(LLCInte);
405     if (!Check1394IntfOK()) {
406         DebugMsg("iLink.c: ERROR - LLC-Mem interface poked.\n");
407         return(ERROR_LLCMemInterfacePoked);
408     }
409
410     /* Start the Transaction Layer, with 1K of stack space */
411     AddProcess((unsigned int) &LinkTransLayer, 0, 4096);
412
413     /* Now we set up interrupts */
414     WriteLLC(LLCdiag, 0x00000300); // Switch off any diagnostics
415     InitLLC();
416
417     Init1394Ints((int) &IntVec1394Asm);
418
419     DebugMsg("Init1394 completed.\n");
420     return(0);
421 }
```

```

1  /*****
2  * ilinkTRANS.c
3  *-----*
4  * Transaction layer for 1394
5  *
6  * April 1999, Ray Heasman
7  *
8  *
9  *****/
11 #include "miscinc.h"
12 #include "msgtypes.h"
13 #include "TSBLLC.h"
14 #include "intIDS.h"
15 #include <stdio.h>
17 // #define ILINKRDEBUG
18 // #define LABELDEBUG
20 typedef unsigned short TLAB;
21 typedef unsigned short ADDR;
23 1  typedef struct {
24 1  TLAB TCode;
25 1  ADDR Src;
26 1  ADDR Dest;
27 1  QUAD RetID; // Return ID
28 1  int Next;
29 1  int Last;
30 1  TTime Timeout;
31 1  int Retries;
32 1  } TLABQ;
34 TTime TrSplitTimeout;
35 extern QUAD MyNodeID;
37 TLABQ TLQ[64];
38 int TLQFree;
39 int TLQHead;
40 int TLQTail;
42 TLAB GetTLabel(QUAD UID, ADDR Src, ADDR Dest, TTime Timeout)
43 {
44 1  // Get a free Transaction label
45 1  {
46 1  int tmp;
47 1  #ifdef LABELDEBUG
48 1  char DBuf[60];
49 1  #endif
51 2  if (TLQFree == -1) {
52 2  return(0);
53 1  };
55 2  if (UID == 0) {
56 2  DebugMsg("ilinkTRANS.c (GetTLabel): Caller did not set reply message ID.\n");
57 1  };
59 1  tmp = TLQFree;
61 1  TLQFree = TLQ[TLQFree].Next;
63 1  TLQ[tmp].Last = TLQTail;
64 1  TLQ[tmp].Next = -1;
65 1  TLQ[tmp].Src = Src;
66 1  TLQ[tmp].Dest = Dest;
67 1  TLQ[tmp].RetID = UID;
68 1  TLQ[tmp].Timeout = Timeout;

```

```

70 1  if (TLQTail == -1) TLQHead = tmp;
71 1  TLQTail = tmp;
73 1  #ifdef LABELDEBUG
74 1  sprintf(DBuf, "ilinkTRANS.c (GetTLabel): Got TLabel %d\n", TLQ[tmp].TCode);
75 1  DebugMsg(DBuf);
76 1  #endif
78 1  return(TLQ[tmp].TCode);
79 1  }

```

```

81 int RetireTLabel(ADDR Src, ADDR Dest, TLAB Label)
82 // Retires a Transaction Label
83 // Returns the RepID for success. 0 if the label is illegal
84 {
85     QUAD ID;
86     #ifdef LABELDEBUG
87     char DBuf[60];
88     #endif
89
90     if ((Label > 63) || (Label < 1)) {
91         return(0);
92     };
93
94     Label--;
95
96     if ((TLQ[Label].Src != Src) || (TLQ[Label].Dest != Dest)) {
97         return(0);
98     };
99
100     #ifdef LABELDEBUG
101     sprintf(DBuf, "iLinkTRANS.c (RetireTLabel): Retired TLabel %d\n", Label+1);
102     DebugMsg(DBuf);
103     #endif
104
105     ID = TLQ[Label].RetID;
106
107     if (TLQHead == Label)
108         TLQHead = TLQ[Label].Next;
109     if (TLQTail == Label)
110         TLQTail = TLQ[Label].Last;
111
112     TLQ[TLQ[Label].Last].Next = TLQ[Label].Next;
113     TLQ[TLQ[Label].Next].Last = TLQ[Label].Last;
114
115     TLQ[TLQFree].Last = Label;
116     TLQ[Label].Next = TLQFree;
117     TLQ[Label].Last = -1;
118     TLQFree = Label;
119
120     return(ID);
121 }

```

```

123 TLAB TimeoutLabel(TTime TimeThresh, ADDR *Src, ADDR *Dest, QUAD *RetID)
124 // Returns a transaction code that has timed out, or 0
125 // If the transaction code is valid, returns the Src, Dest and RetID of the transaction too.
126 {
127     #ifdef LABELDEBUG
128     char DBuf[60];
129     #endif
130
131     if (TLQHead == -1) {
132         return(0);
133     }
134     if (CompareTime(TLQ[TLQHead].Timeout, TimeThresh) <= 0) {
135         #ifdef LABELDEBUG
136         sprintf(DBuf, "iLinkTRANS.c (TimeoutLabel): Timeout on TLabel %d\n", TLQ[TLQHead].TCode);
137         DebugMsg(DBuf);
138         #endif
139         *Src = TLQ[TLQHead].Src;
140         *Dest = TLQ[TLQHead].Dest;
141         *RetID = TLQ[TLQHead].RetID;
142         return(TLQ[TLQHead].TCode);
143     }
144
145     return(0);
146 }

```

```

148 TTime GetOldestTimeout(void)
149 // Returns the next timeout of any entries in the queue
150 {
151     TTime Tmp;
152     #ifdef LABELDEBUG
153     char DBuf[60];
154     #endif
155     if (TLQHead == -1) {
156         #ifdef LABELDEBUG
157         sprintf(DBuf, "iLinkTRANS.c (GetOldestTimeout): Got called with empty queue!\n");
158         DebugMsg(DBuf);
159         #endif
160
161         Tmp.Lo = 0;
162         Tmp.Hi = 0;
163         return(Tmp);
164     }
165     #ifdef LABELDEBUG
166     sprintf(DBuf, "iLinkTRANS.c (GetOldestTimeout): Returned TLabel %d\n", TLQ[TLQHead].TCode);
167     DebugMsg(DBuf);
168     #endif
169     return(TLQ[TLQHead].Timeout);
170 }
171
172

```

```

174 int TimeoutQNotEmpty(void)
175 // Returns zero if the TLQ is empty
176 {
177     return(TLQHead != -1);
178 }

```

```

180 void InitLayer(void)
181 // Initialise Transaction layer.
182 {
183     int f;
184     TrSplitTimeout.Hi = 0;
185     TrSplitTimeout.Lo = 800;
186
187     // Initialise Transaction Queue
188     for (f=0;f<64;f++) {
189         TLQ[f].Timeout.Hi = 0;
190         TLQ[f].Timeout.Lo = 0;
191         TLQ[f].TCode = f+1;
192         TLQ[f].Last = f-1;
193         TLQ[f].Next = f+1;
194     };
195     TLQ[63].Next = -1;
196
197     TLQFree = 0;
198     TLQHead = -1;
199     TLQTail = -1;
200 }

```

```

202 QUAD GetMsgID(TLinkPacket *TlReq)
203 // Reads the address in the packet and associates it with a Message ID or 0
204 {
205     QUAD Addr;
206     QUAD RVal;
207
208     RVal = 0;
209     if (TlReq->DBlock.AddrBlock.DestOffHi != 0xFFFF) {
210         return(0);
211     }
212     Addr = TlReq->DBlock.AddrBlock.DestOffLo;
213
214     // Chop memory into 1K chunks (for the moment) and figure out what goes where
215     switch (Addr >> 10) {
216     case 0x3C0000 : RVal = CSRBASEID;
217         break;
218     case 0x3C0001 : RVal = CSRROMBASEID;
219         break;
220     case 0x3C0040 : // 4k for the SBP space
221     case 0x3C0041 :
222     case 0x3C0042 :
223     case 0x3C0043 : RVal = CSRSBP2BASEID;
224         break;
225     default : RVal = 0;
226         break;
227     }
228     return(RVal);
229 }

```

```

231 void LLC_CommenceTX(void)
232 // Set up the interrupt register on the LLC to allow a TXReady interrupt.
233 // The interrupt will check for outgoing packets and send them.
234 // Hopefully, it will also disable any further interrupts of its kind.
235 // FIXME: This should probably be in ilink.c
236 {
237     // Now we set the TXReady bit in the LLC Interrupt mask.
238     WriteLLCMasked(LLCIntMas, 0x04000000, 0x04000000);
239     // Clear the int and the overall int bit, to allow it to trigger
240     WriteLLC(LLCInte, 0x84000000);
241 }

```

```

243 void HandlerXReadResp(TBMsgHandle *Msg)
244 // Handle a Read response from another node.
245 // Collects the result, associates it with the relevent read request,
246 // and sends it to the specified reply-to MsgID.
247 {
248     TTransReq *TTrResp;
249     TLinkPacket *TlResp;
250     QUAD MsgID;
251
252     #ifdef LLINKTRDEBUG
253     DebugMsg("HandlerXReadResp called.\n");
254     #endif
255
256     TlResp = (TLinkPacket *) Msg->MsgPtr;
257     TTrResp = (TTransReq *) Msg->MsgPtr;
258
259     // Note the order of Src and Dest is changed for calls on incoming response packets.
260     MsgID = RetireTLabel(TlResp->DestID, TTrResp->DBlock.AddrBlock.SrcID, (
261         TlResp->tcodes >> 10);
262     if (MsgID != 0) {
263         TTrResp->DestID = TlResp->DBlock.AddrBlock.SrcID;
264         // Src ID is the Dest ID given in the request.
265         // Now set length to 4 for quadlet payload or otherwise copy the correct value across.
266         if (((TlResp->tcodes) >> 4) & 1)
267             TTrResp->Length = TlResp->QBlock.Info.DataLen;
268         else
269             TTrResp->Length = 4;
270         TTrResp->TrType = 8; // Read response.
271         SendBMsg(&Msg, MsgID);
272     } else {
273         DebugMsg("ilinkTRANS.c (HandlerXReadResp), Unsolicited response received.\n");
274         // FIXME see std
275     }
276 }

```

```
276 void HandlerXWriteReq(TBMsgHandle *Msg)
277 // Handle a Write request, by passing it on to the CSR handler
278 {
279     #ifdef ILINKTRDEBUG
280     DebugMsg("HandlerXWriteReq called.\n");
281     #endif
282 }
```

```
284 void HandlerXWriteResp(TBMsgHandle *Msg)
285 // Handle a write response, by passing it on to the correct process
286 {
287     #ifdef ILINKTRDEBUG
288     DebugMsg("HandlerXWriteResp called.\n");
289     #endif
290 }
```

```

292 void HandlerXReadReq(TMsgHandle *Msg)
293 // Handle a read request, by passing it to the CSR handler
294 {
295     TTransReq *TrReq;
296     TLinkPacket *TlReq;
297     QUAD MsgID;
298
299     #ifdef ILINKTRDEBUG
300     DebugMsg("HandlerXReadReq called.\n");
301     #endif
302
303     TlReq = (TLinkPacket *) Msg->MsgPtr;
304     TrReq = (TTransReq *) Msg->MsgPtr;
305
306     MsgID = GetMsgID(TlReq);
307     if (MsgID != 0) {
308         TrReq->DestID = TlReq->DBlock.AddrBlock.SrcID;
309         // Swap source & dest so CSR knows who reply is for
310         if (((TlReq->tcodes) >> 4) & 1)
311             TrReq->length = TlReq->QBlock.Info.DataLen;
312         else
313             TrReq->length = 4;
314         TrReq->TrType = TlReq->tcodes & 0xFC00; // Read req. (ie bot byte 0) Ored with tlabel
315         SendBMsg(&Msg, MsgID);
316     } else {
317         DebugMsg("ilinkTRANS.c (HandlerXReadReq): Rxed CSR read to unsupported address.");
318         // FIXME see std
319         SendBMsg(&Msg, DEALLOCBMSG);
320     }
321 }

```

```

321 void HandlerXLockReq(TMsgHandle *Msg)
322 // Handle a lock request, by passing it to the CSR handler
323 {
324     #ifdef ILINKTRDEBUG
325     DebugMsg("HandlerXLockReq called.\n");
326     #endif
327 }

```

```

329 void HandlerXLockResp(TBMsgHandle *Msg)
330 // Handle a lock response, by passing it to the correct process
331 {
332     #ifdef ILINKTRDEBUG
333     DebugMsg("HandlerXLockReq called.\n");
334     #endif
335 }

```

```

337 void HandleLKDataInd(void)
338 // Handles incoming data from the link layer. Dont call
339 // unless you _know_ that said data has arrived.
340 {
341     TBMsgHandle *TmpBMsg;
342     TLinkPacket *TLReq;
343
344     WaitBMsg(&TmpBMsg, LK_DATAIND);
345     #ifdef ILINKTRDEBUG
346     DebugMsg("L394 TL: LK_DATAIND received.\n");
347     #endif
348
349     TLReq = (TLinkPacket *) TmpBMsg->MsgPtr;
350
351     switch ((TLReq->tcodes & 0xf0) >> 4) {
352     case 0: HandlerXWriteReq(TmpBMsg);
353             break;
354     case 1: HandlerXWriteReq(TmpBMsg);
355             break;
356     case 2: HandlerXWriteResp(TmpBMsg);
357             break;
358     case 4: HandlerXReadReq(TmpBMsg);
359             break;
360     case 5: HandlerXReadReq(TmpBMsg);
361             break;
362     case 6: HandlerXReadResp(TmpBMsg);
363             break;
364     case 7: HandlerXReadResp(TmpBMsg);
365             break;
366     case 9: HandlerXLockReq(TmpBMsg);
367             break;
368     case 11: HandlerXLockResp(TmpBMsg);
369             break;
370     default: // Either an error, or a packet type I have yet to implement.
371             DebugMsg("HandleLKDataInd: Unrecognised packet received.\n");
372             break;
373     }

```

```

375 void HandleReadReq(TBMsgHandle *Msg)
376 // Read request from application, to be sent out.
377 {
378     TTransReq *TrReq;
379     TLinkPacket *TlReq;
380     QUAD tl;
381     int TLen;
382
383     TrReq = (TTransReq *) Msg->MsgPtr;
384     TlReq = (TLinkPacket *) Msg->MsgPtr;
385
386     tl = GetTLabel(Msg->UserID, MyNodeID, TrReq->DestID, AddTime(GetCycTime(
387         ), TrSplitTimeout)) << 10;
388
389     if (TrReq->Length == 4) {
390         // Read request for data quadlet
391         tl = tl | (4 << 4); // set tcode
392         TrReq->tcodes = tl;
393         TlReq->DBlock.AddrBlock.SrcID = MyNodeID;
394         SendBMsg(&Msg, LK_DATAREQ);
395         #ifdef ILINKTRDEBUG
396         DebugMsg("Read request for data quadlet sent.\n");
397         #endif
398     } else {
399         // Read request for a block
400         TlReq->tcodes = tl;
401         TLen = TrReq->Length; // Length and SrcID share the same offset in the message
402         TlReq->DBlock.AddrBlock.SrcID = MyNodeID;
403         TlReq->QBlock.Info.DataLen = TLen;
404         TlReq->QBlock.Info.ExtCode = 0;
405         SendBMsg(&Msg, LK_DATAREQ);
406         #ifdef ILINKTRDEBUG
407         DebugMsg("Read request for data block sent.\n");
408         #endif
409     }
410     // LLC_TXReady();
411     LLC_CommenceTX();
412 }

```

```

414 void HandleWriteReq(TBMsgHandle *Msg)
415 {
416     TTransReq *TrReq;
417     TLinkPacket *TlReq;
418     QUAD tl, TLen;
419
420     TrReq = (TTransReq *) Msg->MsgPtr;
421     TlReq = (TLinkPacket *) Msg->MsgPtr;
422
423     tl = GetTLabel(Msg->UserID, MyNodeID, TrReq->DestID, AddTime(GetCycTime(
424         ), TrSplitTimeout)) << 10;
425
426     if (TrReq->Length == 4) {
427         // Write request for data quadlet
428         tl = tl | (0 << 4); // set tcode (yes, redundant, but you can see its right)
429         TlReq->tcodes = tl;
430         TlReq->DBlock.AddrBlock.SrcID = MyNodeID;
431         SendBMsg(&Msg, LK_DATAREQ);
432         #ifdef ILINKTRDEBUG
433         DebugMsg("Write request for data quadlet sent.\n");
434         #endif
435     } else {
436         // Write request for data block
437         tl = tl | (1 << 4);
438         TlReq->tcodes = tl;
439         TLen = TrReq->Length; // Length and SrcID share the same offset in the message
440         TlReq->DBlock.AddrBlock.SrcID = MyNodeID;
441         TlReq->QBlock.Info.DataLen = TLen;
442         TlReq->QBlock.Info.ExtCode = 0;
443         SendBMsg(&Msg, LK_DATAREQ);
444         #ifdef ILINKTRDEBUG
445         DebugMsg("Write request for data block sent.\n");
446         #endif
447     }
448     // LLC_TXReady();
449     LLC_CommenceTX();

```

```

451 void HandleReadResp(TBMsgHandle *Msg)
452 {
453     TTranResp *TrResp;
454     TLinkPacket *TlReq;
455     QUAD tl,TLen;
456
457     TrResp = (TTranResp *) Msg->MsgPtr;
458     TlReq = (TLinkPacket *) Msg->MsgPtr;
459
460     tl = TrResp->TrType & 0xFF00; // Use supplied Transaction label, refreshed
461
462     if (TrResp->length == 4) {
463         // Read response for data quadlet
464         tl = tl | (6 << 4); // set tcode to "read response for data quadlet"
465         TlReq->tcodes = tl;
466         TlReq->DBlock.AddrBlock.SrcID = MyNodeID;
467
468         TlReq->DBlock.RCCodeBlock.RCCode = 0x00000;
469
470         TlReq->DBlock.RCCodeBlock.Reserved = 0x00000000;
471         SendBMsg(&Msg, LK_DATAREQ);
472         #ifdef ILINKRDEBUG
473         DebugMsg("Read response for data quadlet sent.\n");
474         #endif
475     } else {
476         // Read response for data block
477         tl = tl | (7 << 4);
478         TlReq->tcodes = tl;
479         TLen = TrResp->Length; // Length and SrcID share the same offset in the message
480         TlReq->DBlock.RCCodeBlock.SrcID = MyNodeID;
481         TlReq->DBlock.RCCodeBlock.RCCode = 0x000;
482         TlReq->DBlock.RCCodeBlock.Reserved = 0x00000000;
483
484         TlReq->DBlock.RCCodeBlock.Reserved = 0x00000000;
485
486         TlReq->QBlock.Info.DataLen = TLen;
487         TlReq->QBlock.Info.ExtTCCode = 0;
488
489         SendBMsg(&Msg, LK_DATAREQ);
490         #ifdef ILINKRDEBUG
491         DebugMsg("Read response for data block sent.\n");
492         #endif
493     }
494     // LLC_TXReady();
495     LLC_CommenceTX();
496 }

```

```

495 void HandleLockReq(TBMsgHandle *Msg)
496 {
497     DebugMsg("iLinkTRANS.c - HandleLockReq called. Unimplemented function.\n");
498     SendBMsg(&Msg, DEALLOCMSG);
499 }

```

```

501 void HandleTDataResp(void)
502 // Handles incoming read responses from the application later. Dont call this
503 // unless you know that said data has arrived.
504 // This routine is not strictly needed, but is included to maintain a consistent
505 // structure in the program.
506 {
507     TMsgHandle *TmpBMsg;
508     WaitMsg(&TmpBMsg, TR_DATAESP);
509     #ifdef ILINKTRDEBUG
510     DebugMsg("I394 TL: TR_DATAESP received.\n");
511     #endif
512
513     HandleReadResp(TmpBMsg);
514
515     // Msg is not deallocated, because it gets rewritten and passed on.
516 }
517

```

```

519 void HandleTrDataReq(void)
520 // Handles incoming data from the application layer. Dont call this
521 // unless you know that said data has arrived.
522 {
523     TMsgHandle *TmpBMsg;
524     TTransReq *TrReq;
525     WaitMsg(&TmpBMsg, TR_DATAREQ);
526     #ifdef ILINKTRDEBUG
527     DebugMsg("I394 TL: TR_DATAREQ received.\n");
528     #endif
529
530     TrReq = (TTransReq *) TmpBMsg->MsgPtr;
531
532     switch (TrReq->TrType) {
533     case 0 : // Read request
534         HandleReadReq(TmpBMsg);
535         break;
536     case 1 : // Write request
537         HandleWriteReq(TmpBMsg);
538         break;
539     case 2 : // Lock request
540         HandleLockReq(TmpBMsg);
541         break;
542     default:
543         DebugMsg("iLinkTRANS.c (
544             HandleTrDataReq) - ERROR: Rxd invalid message from App layer.\n");
545     }
546     // Msg is not deallocated, because it gets rewritten and passed on.
547 }

```

```

549 void HandlerTimeout()
550 // Gets called when a transaction has timed out and should be retired
551 {
552     TLAB Label;
553     ADDR Src, Dest;
554     QUAD RetID;
555     TTime TimeThresh;
556     TTransReq *TrResp;
557     TMsgHandle *TmpBMsg;
558     #ifdef LABELDEBUG
559     char DBuf[80];
560     #endif
561
562     TimeThresh = GetCycTime();
563     Label = TimeoutLabel(TimeThresh, &Src, &Dest, &RetID);
564
565     #ifdef LABELDEBUG
566     sprintf(DBuf, "iLinkTRANS.c (HandleTTimeout): Label: %hd\n", Label);
567     DebugMsg(DBuf);
568     #endif
569
570     // Remove this transaction, and any others that may be pending
571     while (Label != 0) {
572         RetireTLabel(Src, Dest, Label);
573         WaitMsg(&TmpBMsg, ALLOCMSG);
574         TResp = (TTransReq *) TmpBMsg->MsgPtr;
575
576         TResp->TrType = TRTIMEOUT; // Signal a Timeout to the calling process
577         TResp->DestID = Dest;
578         TResp->Length = 0xFFFF; // Nice and big and illegal. Hopefully will break bad programs.
579
580         #ifdef LABELDEBUG
581         sprintf(DBuf, "iLinkTRANS.c (HandleTTimeout): Sending to %d\n", RetID);
582         DebugMsg(DBuf);
583         #endif
584     }
585
586     SendBMsg(&TmpBMsg, RetID);
587     Label = TimeoutLabel(TimeThresh, &Src, &Dest, &RetID);
588 }
589

```

```

591 void iLinkTransLayer(void)
592 {
593
594     TMsgHandle *TmpBMsg;
595     TMsgHandle *TmpSMsg;
596     QUAD *Msg;
597     TTimerReq *TimerReq;
598     int MsgNum;
599     TTime TmpTime, CurrTime;
600     int TOPending;
601
602     QUAD MList[6];
603
604     #ifdef LABELDEBUG
605     char DBuf[80];
606     #endif
607
608     // First make sure that the interrupt is registered for everything.
609
610     RegisterType(LK_DATAREQ, MAIN1394Int); // Register interrupt for outgoing packets
611     RegisterType(LK_DATACONF, GetPID()); // Used to rx confirmation of sending a packet
612     RegisterType(LK_DATAIND, GetPID()); // Used to rx a packet. (Big msg)
613     RegisterType(TR_DATAREQ, GetPID()); // Request from app to send packet
614     RegisterType(TR_DATARESP, GetPID()); // Request from app to send response to read
615     RegisterType(TRANS_TIMER, GetPID()); // used to get timer messages from timer server
616
617     MList[0] = LK_DATAIND;
618     MList[1] = LK_DATACONF;
619     MList[2] = TR_DATAREQ;
620     MList[3] = TR_DATARESP;
621     MList[4] = TRANS_TIMER;
622     MList[5] = 0;
623
624     InitTLayer();
625     TOPending = 0;
626
627     DebugMsg("1394 Transaction layer server started.\n");
628
629     WaitSMsg(&TmpSMsg, ALLOCMSG);
630     SendSMsg(&TmpSMsg, INITREPLY); // Tell the init sequence to carry on.
631
632     while (1) {
633         MsgNum = WaitOnMsgList(MList);
634         switch (MsgNum) {
635             case 0 : // Link layer data indication: Data has arrived.
636                 HandleLkDataInd();
637                 break;
638             case 1 : // Link layer data confirmation
639                 HandleLkDataConf();
640                 break;
641             case 2 : // App layer request to send data
642                 HandleTrDataReq();
643                 break;
644             case 3 : // App layer request to send address space response
645                 HandleTrDataResp();
646                 break;
647             case 4 : // Transaction has timed out
648                 WaitSMsg(&TmpSMsg, TRANS_TIMER);
649                 SendSMsg(&TmpSMsg, DEALLOCMSG);
650                 HandleTTimeout();
651                 TOPending = 0;
652                 break;
653             default:
654                 DebugMsg("iLinkTransLayer: ERROR - Unreachable code reached.\n");
655         }
656
657         #ifdef LABELDEBUG
658         sprintf(DBuf, "iLinkTRANS.c (iLinkTransLayer): TOPending: %d\n", TOPending);
659         DebugMsg(DBuf);
660         sprintf(DBuf, "iLinkTRANS.c (iLinkTransLayer): TLOT: %d\n", TLOT);
661     }
662 }

```

```

660 2     DebugMsg(DBuf);
661 2     #endif
663 3     while ((!TOPending) && (TimeoutQNotEmpty())) {
665 3         // If we get here then there are items in the Q and we should set a timeout
666 3         CurrTime = GetCycleTime();
667 3         TmpTime = GetOldestTimeout();
668 4         if (CompareTime(TmpTime, CurrTime) > 0) {
669 4             // If we are still ahead of the clock work out a new tmp time and issue the request
670 4             WaitSMsg(&TmpSMsg, ALLOCMSG);
671 4             TimerReq = (TimerReq *) TmpSMsg->MsgPtr;
672 4             TimerReq->ReplyAdd = TRANS_TIMER;
674 4             TmpTime = SubTime(TmpTime, CurrTime);
675 4             TimerReq->Time = TmpTime.Hi*8000+TmpTime.Lo;
676 4             #ifdef LABELDEBUG
677 4                 sprintf(DBuf, "iLinkTRANS.c (
                                     iLinkTransLayer): Timeout in %d ticks\n", TimerReq->Time);
678 4                 DebugMsg(DBuf);
679 4             #endif
680 4             SendSMsg(&TmpSMsg, TIMERINPORT);
681 4             TOPending = 1;
682 4         } else {
683 4             // The clock caught us, force a Timeout. This is hopefully an optimisation
684 4             HandleTrTimeout();
685 4             TOPending = 0;
686 3         };
687 2     };
688 2     // WaitSMsg(&TmpSMsg, ALLOCMSG);
689 2     TimerReq = (TimerReq *) TmpSMsg->MsgPtr;
690 2     // TimerReq->ReplyAdd = TRANS_TIMER;
691 2     // TimerReq->Time = 1200; // Wait for 1.5s
692 2     // SendSMsg(&TmpSMsg, TIMERINPORT);
693 2     // WaitSMsg(&TmpSMsg, TRANS_TIMER);
694 2     // SendSMsg(&TmpSMsg, DEALLOCMSG);
695 2     // WaitBMsg(&TmpBMsg, ALLOCBMSG);
696 2     // Msg = (QUAD*) TmpBMsg->MsgPtr;
697 2     // Msg[0]=0xFFC10440;
698 2     // Msg[1]=0xFFC0FFFF;
699 2     // Msg[2]=0xF000000;
700 2     // SendBMsg(&TmpBMsg, LK_DATAREQ);
701 2     // DebugMsg("Test packet sent to link layer.\n");
702 1     };
703

```

```

1  /*****
2  * iLinkconv.c
3  *
4  * -----
5  * I394 Read & Conversion routines, from TI LLC to I394 Standard
6  *
7  * April 1999
8  *
9  *****/
11 #include "miscinc.h"
12 #include "TSBLIC.h"
13 #include "errors.h"
14 #include <stdio.h>
16 extern int iLinkError;
18 #define ILINKXDEBUG
19 #define ILINKYDEBUG
21 void DumpMem (QUAD *Mem, QUAD Size)
22 {
23     char DBuf[40];
24     int i;
26     DebugMsg("Packet Dump:\n");
27     for (i = 0; i < Size; i++) {
28         sprintf(DBuf, "%08x", *Mem++);
29         DebugMsg(DBuf);
30     }
31 }

```

```

33 int ReadQuadletPacket(QUAD First, QUAD *Mem)
34 // Read the quadlet packet into memory in I394 Std format
35 // P SPECIFIC
36 {
37     #ifdef ILINKXDEBUG
38         QUAD *DMem;
39         DMem = Mem;
40     #endif
41     *(Mem++) = First; // Write DestID, tLabel, tCode, pri
42     *(Mem++) = ReadLLC(0xC0); // Read SrcID, reserved/DestOffHi from GRF
43     *(Mem++) = ReadLLC(0xC0); // Read DestOffLo from GRF
44     *(Mem++) = ReadLLC(0xC0);
45     *(Mem++) = ReadLLC(0xC0); // Get LLC extra info
47     #ifdef ILINKXDEBUG
48         DumpMem(DMem, 5);
49     #endif
50     return(1);
51 }

```

```

53 int ReadNoPayloadPacket(QUAD First, QUAD *Mem)
54 // Read a packet containing no data payload into memory in 1394 Std format
55 {
56     #ifdef ILINKRXDEBUG
57         QUAD *DMem;
58         DMem = Mem;
59     #endif
60
61     *(Mem++) = First;
62     *(Mem++) = ReadLLC(0xC0);
63     *(Mem++) = ReadLLC(0xC0);
64     *(Mem++) = ReadLLC(0xC0); // Get LLC ack info
65
66     #ifdef ILINKRXDEBUG
67         DumpMem(DMem, 4);
68     #endif
69     return(1); // Success
70 }

```

```

72 int ReadBlockPacket(QUAD First, QUAD *Mem)
73 // Read a packet containing a block payload into memory in 1394 Std format
74 // Dont bother with CRC. Define CRC of 0 as "all OK". Possible FIXME
75 {
76     int tmp;
77     int DLen, DLen2;
78     *(Mem++) = First;
79     *(Mem++) = ReadLLC(0xC0);
80     *(Mem++) = ReadLLC(0xC0);
81     DLen = ReadLLC(0xC0);
82     *(Mem++) = DLen;
83     *(Mem++) = 0; // Write header FAKE CRC to mem
84
85     // Make DLen and DLen2 the number of bytes in the packet
86     DLen = DLen;
87     DLen2 = (DLen >> 16)&0xFFFF;
88
89     // Read (possibly zero length) zero-padded packet
90     while (DLen2 > 0) {
91         *(Mem++) = ReadLLC(0xC0);
92         DLen2 -= 4;
93     };
94     tmp = ReadLLC(0xC0);
95     if (DLen > 0) {
96         // Test for Data EX error or type error.
97         // Lump them together as "Bad data"
98         if (((tmp & 0xF) == 0xD) || (((tmp & 0xF) == 0xE))) {
99             *(Mem++) = tmp; // Write non zero FAKE CRC
100         } else {
101             *(Mem++) = 0; // Write zero FAKE CRC. ie. Ok data
102         };
103     };
104     *(Mem++) = tmp; // Write LLC ack info
105     return(1); // Success
106 }

```

```
108 int ReadSelfIDPacket(QUAD First, QUAD *Mem)
109 // Read SelfID packets into memory pointed to by Mem
110 {
111     QUAD tmp;
112
113     *(Mem)++ = First;
114     do {
115         tmp = ReadLLC(0xC0);
116         *(Mem)++ = tmp;
117     } while (tmp & 0xC0000000);
118     return(1);
119 }
```

```
121 int GRFNotEmpty(void)
122 // Returns 0 if the GRF is empty
123 {
124     return(!(ReadLLC(LLCGRFSta) & 0x10000));
125 }
```

```

128 int ReadPacket(QUAD *Mem)
129 // Read a packet of unknown type into memory pointed to by Mem
130 // Returns 0 for failure
131 {
132     QUAD tmp;
133
134     // Have added a check of the Cd bit in GRF Status Reg.
135     // Not sure if it indicates that the next quadlet begins
136     // a packet or if the quadlet just read is the beginning of
137     // a packet. Anyway, it would allow resynching if something
138     // goes wrong. Will poke everything if I got it wrong.
139
140     tmp = ReadLLC(LLCGRFSta);
141
142     if (tmp & 0x10000) return(0); // Empty GRF - Failure
143
144     while (!(tmp & 0x8000)) {
145         ReadLLC(0xC0);
146         tmp = ReadLLC(LLCGRFSta);
147     };
148
149     tmp = ReadLLC(0xC0); // Get first quadlet
150
151     // Check transaction code and get correct length packet.
152
153     switch ((tmp & 0xF0)>>4) {
154     case 0:
155         #ifdef ILINKRXDEBUG
156         DebugMsg("iLinkconv.c: (readpacket) RXed Write req. for data quadlet.\n");
157
158         #endif
159         ReadQuadletPacket(tmp, Mem);
160         break;
161     case 1:
162         #ifdef ILINKRXDEBUG
163         DebugMsg("iLinkconv.c: (readpacket) RXed Write req. for data block.\n");
164
165         #endif
166         ReadBlockPacket(tmp, Mem);
167         break;
168     case 2:
169         #ifdef ILINKRXDEBUG
170         DebugMsg("iLinkconv.c: (readpacket) RXed Write resp. No payload. \n");
171
172         #endif
173         ReadNoPayloadPacket(tmp, Mem);
174         break;
175     case 4:
176         #ifdef ILINKRXDEBUG
177         DebugMsg("iLinkconv.c: (readpacket) RXed Read req for data quadlet.\n");
178
179         #endif
180         ReadNoPayloadPacket(tmp, Mem);
181         break;
182     case 5:
183         #ifdef ILINKRXDEBUG
184         DebugMsg("iLinkconv.c: (readpacket) RXed Read req for data block.\n");
185
186         #endif
187         ReadQuadletPacket(tmp, Mem);
188         break;
189     case 6:
190         #ifdef ILINKRXDEBUG
191         DebugMsg("iLinkconv.c: (readpacket) RXed Read resp for data quadlet.\n");
192
193         #endif
194         ReadBlockPacket(tmp, Mem);
195         break;
196     case 7:
197         #ifdef ILINKRXDEBUG
198         DebugMsg("iLinkconv.c: (readpacket) RXed Read resp for data block.\n");
199
200         #endif
201     }
202 }

```

```

194     ReadBlockPacket(tmp, Mem);
195     break;
196 case 8:
197     #ifdef ILINKRXDEBUG
198     DebugMsg("iLinkconv.c: (readpacket) RXed Cycle start packet.\n");
199     #endif
200     ReadQuadletPacket(tmp, Mem);
201     break;
202 case 9:
203     #ifdef ILINKRXDEBUG
204     DebugMsg("iLinkconv.c: (readpacket) RXed Lock req. Block payload.\n");
205     #endif
206     ReadBlockPacket(tmp, Mem);
207     break;
208 case 10:
209     #ifdef ILINKRXDEBUG
210     DebugMsg("iLinkconv.c: (readpacket) RXed Isochronous data block.\n");
211     #endif
212     ReadBlockPacket(tmp, Mem);
213     break;
214 case 11:
215     #ifdef ILINKRXDEBUG
216     DebugMsg("iLinkconv.c: (readpacket) RXed Lock response. Block payload.\n");
217     #endif
218     ReadBlockPacket(tmp, Mem);
219     break;
220 case 14:
221     #ifdef ILINKRXDEBUG
222     DebugMsg("iLinkconv.c: (readpacket) RXed Write req for data quadlet.\n");
223
224     #endif
225     ReadSelfIDPacket(tmp, Mem);
226     break;
227 default:
228     #ifdef ILINKRXDEBUG
229     DebugMsg("iLinkconv.c: (readpacket) WARNING - Unknown transaction code.\n");
230
231     #endif
232     iLinkError = ERROR_LLCRXedUnknownCode;
233     break;
234 }
235 }
236 return(0);
237 }

```

```

236 int sendNoPayloadPacket(QUAD *Mem)
237 // Send a packet containing no data payload from memory in 1394 Std format
238 {
239     QUAD tmp;
240
241     #ifdef ILINKTXDEBUG
242     QUAD *foo;
243     char DBuf[60];
244     DumpMem(Mem, 4);
245     foo = Mem;
246     tmp = *(Mem++);
247     sprintf(DBuf, "%x\n", (tmp & 0xFFFF) | 0x10000); // First
248     DebugMsg(DBuf);
249     sprintf(DBuf, "%x\n", (tmp & 0xFFFF0000) | (*(Mem++) & 0xFFFF)); // Body
250     DebugMsg(DBuf);
251     sprintf(DBuf, "%x\n", *(Mem++)); // Confirm and send
252     DebugMsg(DBuf);
253     Mem = foo;
254     #endif
255
256     tmp = *(Mem++);
257     WriteLLC(0x80, (tmp & 0xFFFF) | 0x10000); // First
258     WriteLLC(0x84, (tmp & 0xFFFF0000) | (*(Mem++) & 0xFFFF)); // Body
259     WriteLLC(0x8C, *(Mem++)); // Confirm and send
260
261     return(1); // Success
262 }
263

```

```

265 int sendBlockPacket(QUAD *Mem)
266 {
267     QUAD tmp;
268     int f;
269
270     #ifdef ILINKTXDEBUG
271     QUAD *foo;
272     char DBuf[60];
273
274     sprintf(DBuf, "ATF status: %p\n", ReadLLC(LLCATFSta));
275     DebugMsg(DBuf);
276     DumpMem(Mem, 4);
277     foo = Mem;
278     tmp = *(Mem++);
279     sprintf(DBuf, "%p\n", (tmp & 0xFFFF) | 0x10000); // First
280     DebugMsg(DBuf);
281     sprintf(DBuf, "%p\n", (tmp & 0xFFFF0000) | (*(Mem++) & 0xFFFF)); // Body
282     DebugMsg(DBuf);
283     sprintf(DBuf, "%p\n", *(Mem++)); // DestLo
284     DebugMsg(DBuf);
285     sprintf(DBuf, "%p\n", *(Mem++)); // Length + ExtTCode
286     DebugMsg(DBuf);
287     Mem = foo;
288     #endif
289     tmp = *(Mem++);
290     WriteLLC(0x80, (tmp & 0xFFFF) | 0x10000);
291     WriteLLC(0x84, (tmp & 0xFFFF0000) | (*(Mem++) & 0xFFFF));
292     WriteLLC(0x84, *(Mem++)); // DestLo
293     tmp = (((*Mem & 0xFFFF0000) >> 16)+3)>2; // Tmp is length in quads, including padding
294     WriteLLC(0x84, *(Mem++)); // Length + Ext TCode
295     #ifdef ILINKTXDEBUG
296     DumpMem(Mem, tmp);
297     #endif
298     for (f=0; f<(tmp-1); f++) {
299         // DebugMsg(" ");
300         // WriteLLC(0x84, *(Mem++)); // Write all but last quadlet
301     };
302     WriteLLC(0x8C, *Mem);
303     // DebugMsg(" \n");
304     return(0);
305 }
306

```

```

308 int sendQuadletPacket(QUAD *Mem)
309 {
310     QUAD tmp;
311
312     #ifdef ILINKTXDEBUG
313     DumpMem(Mem, 5);
314     #endif
315
316     tmp = *(Mem++);
317     WriteLLC(0x80, (tmp & 0xFFFF) | 0x10000); // First
318     WriteLLC(0x84, (tmp & 0xFFFF0000) | (*(Mem++) & 0xFFFF)); // Body
319     WriteLLC(0x84, *(Mem++)); // Data quadlet
320     WriteLLC(0x8C, *(Mem++)); // Confirm and send
321     return(1); // Success
322 }
    
```

```

324 int sendPacket(QUAD *Mem)
325 // Send a packet of unknown type, from memory pointed to by Mem
326 // Returns 0 for failure
327 {
328     QUAD tmp;
329     tmp = ReadLLC(LLCATFSta);
330
331     if (tmp & 0x80000000) {
332         #ifdef ILINKTXDEBUG
333         DebugMsg("SendPacket: ATF full\n");
334         #endif
335         return(0); // Full ATF - Failure
336     }
337
338     // Check transaction code and get correct length packet.
339     tmp = 0;
340
341     switch ((Mem[0] & 0xF0)>4) {
342     case 0:
343         #ifdef ILINKTXDEBUG
344         DebugMsg("iLinkconv.c: (SendPacket) TXed Write req. for data quadlet.\n");
345         #endif
346         tmp = SendQuadletPacket(Mem);
347         break;
348     case 1:
349         #ifdef ILINKTXDEBUG
350         DebugMsg("iLinkconv.c: (SendPacket) TXed Write req. for data block.\n");
351         #endif
352         tmp = SendBlockPacket(Mem);
353         break;
354     case 2:
355         #ifdef ILINKTXDEBUG
356         DebugMsg("iLinkconv.c: (SendPacket) TXed Write resp. No payload.\n");
357         #endif
358         tmp = SendNoPayloadPacket(Mem);
359         break;
360     case 3:
361         #ifdef ILINKTXDEBUG
362         DebugMsg("iLinkconv.c: (SendPacket) TXed Read req. for data block.\n");
363         #endif
364         tmp = SendQuadletPacket(Mem);
365         break;
366     case 4:
367         #ifdef ILINKTXDEBUG
368         DebugMsg("iLinkconv.c: (SendPacket) TXed Read req. for data quadlet.\n");
369         #endif
370         tmp = SendNoPayloadPacket(Mem);
371         break;
372     case 5:
373         #ifdef ILINKTXDEBUG
374         DebugMsg("iLinkconv.c: (SendPacket) TXed Read req. for data block.\n");
375         #endif
376         tmp = SendQuadletPacket(Mem);
377         break;
378     case 6:
379         #ifdef ILINKTXDEBUG
380         DebugMsg("iLinkconv.c: (SendPacket) TXed Read resp. for data quadlet.\n");
381         #endif
382         tmp = SendQuadletPacket(Mem);
383         break;
384     case 7:
385         #ifdef ILINKTXDEBUG
386         DebugMsg("iLinkconv.c: (SendPacket) TXed Read resp. for data block.\n");
387         #endif
388         tmp = SendBlockPacket(Mem);
389         break;
389     case 8:
390         #ifdef ILINKTXDEBUG
391         DebugMsg("iLinkconv.c: (SendPacket) TXed Cycle Start packet.\n");
    
```

```
390 2 #endif
391 2 tmp = SendQuadletPacket(Mem);
392 2 break;
393 2
394 2 case 9: #ifdef ILINKTXDEBUG
395 2     DebugMsg("ilinkconv.c: (SendPacket) TXed Lock req.\n");
396 2 #endif
397 2     tmp = SendBlockPacket(Mem);
398 2     break;
399 2
400 2 case 10: #ifdef ILINKTXDEBUG
401 2     DebugMsg("ilinkconv.c: (SendPacket) TXed Isoch. data block.\n");
402 2 #endif
403 2     tmp = SendBlockPacket(Mem);
404 2     break;
405 2
406 2 case 11: #ifdef ILINKTXDEBUG
407 2     DebugMsg("ilinkconv.c: (SendPacket) TXed Lock resp.\n");
408 2 #endif
409 2     tmp = SendBlockPacket(Mem);
410 2     break;
411 2
412 2 case 14: tmp = 0;
413 2     break;
414 2 default: tmp = 0;
415 2     ilinkError = ERROR_ILCRXedUnknownTCode;
416 2     #ifdef ILINKTXDEBUG
417 2         DebugMsg("ilinkconv.c: (
418 2             SendPacket) Unknown packet typed received for transmit.\n");
419 2     #endif
420 2     break;
421 2     };
422 2     return(tmp);
423 2 }
```

```

1  /*****
2  * initts.c
3  *
4  *
5  * This file contains all the necessary routines to set up the
6  * timer registers for task switching, on an AT91M4040.
7  *
8  * July 1998, Ray Heasman
9  * Please excuse my accent. I am by habit a Pascal programmer
10 *
11 *****/
13 #include "AT91timer.h" /* Get Timer related constants and
14 addresses */
15 #include "AT91AIC.h"
17 void SetTimer(int TimerVec)
18 /* Set up the timer for taskswitching, and vector it to the given address */
19 {
20     int *Base;
21     Base = (int *) (TCBase+TCChan2); /* Lookitup */
22     Base[TCX_CMR]=0xC004; /* Set Register C for 100Hz int */
23     Base[TCX_RC]=24; /* Enable RC compare interrupt */
24     Base[TCX_IER]=0x10; /* Disable anything else */
25     Base[TCX_IDR]=0xEF;
26
28     Base = (int *) TCBase;
29     Base[TC_BMR]=0x15;
30     Base[TC_BCR]=0;
31
32     /* Now we tell the Interrupt controller to respond to the interrupt. */
33     Base = (int *) AICBase;
34     Base[AIC_SMR6]=0x00;
35     Base[AIC_SVR6]=TimerVec; /* Clear int */
36     Base[AIC_ICCR]=0x40; /* Enable int */
37     Base[AIC_IER]=0x40;
38
39     Base = (int *) (TCBase+TCChan2);
40     Base[TCX_CCR]=0x5; /* Enable and start clock */
41
42 }

```

```

1  /*****
2  * kernel.c
3  * -----
4  * This is the c part of the kernel
5  *
6  *   October 1998, Ray Heasman
7  *
8  * *****/
9
11 #include "miscinc.h"
12 #include "AT91Timer.h"
14 extern int CurrTask;
15 extern int *TaskList;
16 extern unsigned int *TaskSwitch;
17 extern int AddrTask;
18 extern int IntID;
20 int GetPID(void)
21 {
22     if (IntID > 4096) {
23         return(IntID);
24     } else {
25         return( ((CurrTask - (int) &TaskList) >> 7)+1);
26     }
27 }

```

```

29 void Yield(void)
30 // Forces a TaskSwitch
31 {
32     FakeInt((unsigned int) &TaskSwitch);
33 }

```

```

35 void Block(void)
36 /* This:
37  Marks the current task as blocked.
38  Resets the TaskSwitch timer.
39  Forces a TaskSwitch.
40  */
41 {
42     int *tmp;
43     // int *Base;

45     tmp = (int *) CurrTask;
46     *tmp = (*tmp) | 4;
47     /*
48     Base = (int *) (TCBase+TCChan2);
49     Base[TCX_CCR] = 0x5;
50     /*
51     FakeInt((unsigned int) &TaskSwitch);
52     }

```

```

54 void UnBlock(unsigned int PID)
55 {
56     int *tmp;

58     tmp = (int *) (((int) &TaskList)+(PID-1)*128);
59     *tmp = (*tmp) & 0xFFFFFFFF;
60 }

```

```
62 1 int AddProcess(unsigned int Vector, unsigned int Dat, unsigned int SPspace)
63 1 {
64 1     int tmp;
65 2     __asm {
66 2         mov r0,Vector
67 2         mov r1,SPspace
68 2         mov r4,Dat
69 2         bl AddrTask
70 2         mov tmp,r0
71 1     };
72 1     return(tmp);
73 1 }
```

```
76 int EInt(void)
77 /* Enable Interrupts, returning previous interrupt state
78 */
79 {
80 1     int tmp;
81 2     __asm {
82 2         mrs tmp,CPSR
83 2         swi 0x100
84 2     };
85 1     return(tmp & 0x80); // Return 0 for Ints were enabled.
86 1 }
87 1
88 1
```

```
90 int DInt(void)
91 /* Disable Interrupts, returning previous interrupt state
92 */
93 {
94     int tmp;
95
96     __asm {
97         mrs tmp,CPSR
98         swi 0x101
99     };
100     return(tmp & 0x80);
101 }
102
```

```
104 int SetInt(int ReqInt)
105 /* Sets interrupt state to ReqInt (ReqInt=0 means "Enable"), and
106 */
107 {
108     int tmp;
109     if (ReqInt)
110         tmp = DInt();
111     else
112         tmp = EInt();
113     return(tmp);
114 }
115
```

```
117 void FakeInt(unsigned int Vector)
118 {
119
120     __asm {
121         mov r0,Vector
122         swi 0x102,{r0}
123     };
124 }
```

```
1 /*****  
2 * startup.  
3 *  
4 *-----*  
5 * C startup code for the QS  
6 *  
7 * 12 July R. Heasman  
8 *  
9 *****/  
11 #include "miscinc.h"  
12 #include "msgtypes.h"  
14 void C_Startup(void)  
15 {  
16     TSMsgHandle *InitMsg;  
18     InitDebugHandler();  
19     InitMessageSystem();  
20     InitI394();  
21     RegisterType(INITREPLY, GetPID()); // Will be used to serialise init sequence.  
22     WaitSMsg(&InitMsg, INITREPLY);  
23     SendSMsg(&InitMsg, DEALLOCSMSG);  
25     TimerInit();  
26     WaitSMsg(&InitMsg, INITREPLY); // Hang around till TimerInit done.  
27     SendSMsg(&InitMsg, DEALLOCSMSG);  
29     RunTestSuite();  
30 }
```

```

1  /*****
2  * test.c
3  *-----
4  * Some test routines used during initial debugging
5  *
6  * Hopefully, this will be extended into a production line test
7  *
8  * wife.
9  * October 1998
10 *
11 *****/
12
13 #include "miscinc.h"
14 #include "msctypes.h"
15 #include "AT91PIO.h"
16 #include "TSELLC.h"
17 #include <stdio.h>
18
19 extern QUAD MyNodeID;
20
21 void TestLink(void)
22 {
23     TBMsgHandle *MyBMSG;
24     TSMsgHandle *Msg;
25     TTransReq *TrReq;
26
27     TimerReq *TimerReq;
28     char OutBuf[40];
29     QUAD f, Node;
30
31     RegisterType(ILINKREPLY, GetPID());
32     RegisterType(TIMERREPLY, GetPID());
33     WaitSMsg(&Msg, ALLOCSMSG);
34
35     TimerReq = (TimerReq *) Msg->MsgPtr;
36     TimerReq->ReplyAdd = TIMERREPLY;
37     TimerReq->Time = 12000; // Wait for 1.5 seconds
38     SendSMsg(&Msg, TIMERINPORT);
39     WaitSMsg(&Msg, TIMERREPLY);
40     SendSMsg(&Msg, DEALLOCSMSG);
41
42     SBPInit();
43     CSRInit();
44     // Now we probe the CSR ROM address space
45     DOHDD();
46     /*
47     for (Node=0; Node < NodeCount; Node++) {
48     if (Node != (MyNodeID & 0x3F)) {
49     printf(OutBuf, "Scanning Node: %u \n", Node);
50     DebugMsg(OutBuf);
51     for (f=0; f<32; f++) {
52     WaitBMSG(&MyBMSG, ALLOCSMSG);
53     MyBMSG->UserID = ILINKREPLY;
54     TrReq = (TTransReq *) MyBMSG->MsgPtr;
55     TrReq->DestID = Node | 0xFFC0;
56     TrReq->TrType = 0;
57     TrReq->Length = 4;
58     TrReq->DestHI = 0xFFFF;
59     TrReq->DestLO = 0xF0000400+f*4;
60     SendBMSG(&MyBMSG, TR_DATAREQ);
61     WaitBMSG(&MyBMSG, ILINKREPLY);
62     TrReq = (TTransReq *) MyBMSG->MsgPtr;
63     if (TrReq->TrType != 256) {
64     printf(OutBuf, "%x -> %p\n", f*4, TrReq->Payload[0]);
65     } else {
66     printf(OutBuf, "%x -> Timeout!\n", f*4);
67     }
68     }
69     }

```

```

70 }
71     DebugMsg(OutBuf);
72     SendBMSG(&MyBMSG, DEALLOCSMSG);
73 }
74 } else {
75     printf(OutBuf, "Skipping Myself.\n");
76     DebugMsg(OutBuf);
77 }
78 }
79 *
80 */
81 }

```

```

83 void MsgPassTest(void)
84 {
85     TSMsgHandle *MySMsg;
86     // TBMsgHandle *MyBMsg;
87
88     // RegisterType(2);
89     // WaitBMsg(&MyBMsg, ALLOCBMSG);
90     RegisterType(3, GetPID()); // register small message ID */
91     WaitSMsg(&MySMsg, ALLOCSMSG); // get a message to fill in */
92     SendSMsg(&MySMsg, 3);
93     WaitSMsg(&MySMsg, 3);
94     SendSMsg(&MySMsg, DEALLOCSMSG); // Give it back */
95 }

```

```

97 void LEDOn(int LEDNum)
98 /* Switch on LED 0 through 3 */
99 {
100
101     #define LED0 (1<<28)
102
103     int *Base;
104     Base = (int *) PIOBase;
105     if (LEDNum < 3) {
106         Base[PIO_SODR]=LED0 << LEDNum;
107     };
108     if (LEDNum == 3) {
109         Base[PIO_SODR]=0x2000000;
110     };
111 }

```

```
113 void LEDToggle(int LEDNum)
114 // Toggle LED 0 through 3
115 {
116     int *Base;
117     QUAD tmp, lmask;
118
119     Base = (int *) PIOBase;
120     if (LEDNum < 3) {
121         lmask = LED0 << LEDNum;
122     }
123     else
124         lmask = 0x2000000;
125     tmp = Base[PIO_ODSR] & lmask;
126     if (tmp)
127         Base[PIO_CODR] = lmask;
128     else
129         Base[PIO_SODR] = lmask;

```

```
131 void LEDOff(int LEDNum)
132 /* Switch off LED 0 through 3 */
133 {
134
135     int *Base;
136     Base = (int *) PIOBase;
137     if (LEDNum < 3) {
138         Base[PIO_CODR]=LED0 << LEDNum;
139     };
140     if (LEDNum == 3) {
141         Base[PIO_CODR]=0x2000000;
142     };
143 }
```

```
145 int HackRand(void)
146 // Return a value from 0-255
147 {
148     QUAD tmp;
149     tmp = ReadLLC(LLCCycTim);
150     return((tmp ^ (tmp >> 8)) & 0xFF);
151 }
152
153
```

```
155 void WaitRand(int Addr)
156 // Wait for a random time (up to 5 seconds)
157 // Use Addr as the timer reply port
158 {
159     TTimerReq *TimerReq;
160     TMsgHandle *Msg;
161
162     WaitSMsg(&Msg, ALLOCSMSG);
163
164     TimerReq = (TTimerReq *) Msg->MsgPtr;
165     TimerReq->ReplyAdd = Addr;
166     TimerReq->Time = 156*HackRand(); // Wait for random time up to 5s
167     SendSMsg(&Msg, TIMERINPORT);
168
169     WaitSMsg(&Msg, Addr);
170     SendSMsg(&Msg, DEALLOCSMSG);
171 }
```

```

173 void Ph(int PhNum)
174 {
175     TMsgHandle *MyLeftChopstick;
176     TMsgHandle *MyRightChopstick;
177     TMsgHandle *MyTemp;
178
179     int LC, RC; /* Addresses to give chopsticks to */
180
181     char *foo = "philosopher x is eating.\n";
182
183     /* Figure out where our messages are going to */
184     if (PhNum > 1) {
185         LC = (PhNum*8)-7;
186     } else {
187         LC = (6*8)-7;
188     };
189
190     if (PhNum < 5) {
191         RC = (PhNum*8)+7;
192     } else {
193         RC = (0*8)+7;
194     };
195
196     /* We have to register for a chopstick from the left and right */
197     RegisterType((PhNum*8)-1, GetPID()); /* From left */
198     RegisterType((PhNum*8)+1, GetPID()); /* From right */
199     RegisterType((PhNum*8)+3, GetPID()); /* Timer reply port */
200
201     /* Tell the waiter I'm ready */
202
203     WaitMsg(&MyTemp, ALLOCSMSG);
204     SendMsg(&MyTemp, 1);
205
206     /* Now we begin */
207     while (1) {
208         /* Think */
209
210         WaitRand((PhNum*8)+3);
211
212         /* Scramble for chopsticks */
213
214         if (PhNum == 1) {
215             WaitMsg(&MyRightChopstick, (PhNum*8)+1);
216             WaitMsg(&MyLeftChopstick, (PhNum*8)-1);
217         } else {
218             WaitMsg(&MyLeftChopstick, (PhNum*8)-1);
219             WaitMsg(&MyRightChopstick, (PhNum*8)+1);
220         };
221
222         /* Eat */
223
224         foo[12] = PhNum+48;
225         DebugMsg(foo);
226         WaitRand((PhNum*8)+3);
227
228         /* give back chopsticks */
229
230         MyLeftChopstick->MsgPtr->SMsg[0]=PhNum;
231         SendMsg (&MyLeftChopstick, LC);
232         MyRightChopstick->MsgPtr->SMsg[0]=PhNum;
233         SendMsg (&MyRightChopstick, RC);
234     };
235 }
236
237

```

```

240 void DoPhilosophers(void)
241 {
242     int i;
243
244     TMsgHandle *MyTemp;
245
246     /* Open a comms channel */
247     RegisterType(1, GetPID());
248
249     /* Create 5 philosophers with 1K stack space */
250     for (i=1; i<=5; i++) { AddProcess((unsigned int) &Ph, i, 1024); };
251
252     /* Wait for them to say they're ready */
253     for (i=1; i<=5; i++) {
254         WaitMsg(&MyTemp, 1);
255         SendMsg(&MyTemp, DEALLOCSMSG); /* Discard the messages */
256     };
257
258     /* Set the table */
259
260     WaitMsg(&MyTemp, ALLOCSMSG);
261     SendMsg(&MyTemp, (1*8)-1);
262
263     WaitMsg(&MyTemp, ALLOCSMSG);
264     SendMsg(&MyTemp, (1*8)+1); /* 1st philo gets 2 chopsticks */
265
266     WaitMsg(&MyTemp, ALLOCSMSG);
267     SendMsg(&MyTemp, (3*8)-1);
268
269     WaitMsg(&MyTemp, ALLOCSMSG);
270     SendMsg(&MyTemp, (3*8)+1); /* 3rd philo gets 2 chopsticks */
271
272     WaitMsg(&MyTemp, ALLOCSMSG);
273     SendMsg(&MyTemp, (4*8)+1); /* 1 chopstick between 4 and 5 */
274
275 }

```

```

277 void TimerTest()
278 {
279     TSMsgHandle *Msg;
280     QUAD t1;
281     QUAD t2;
282     QUAD t3;
283     TTimerReq *TimerReq;
284
285     RegisterType(TIMERREPLY, GetPID());
286     WaitSMsg(&Msg, ALLOCSMSG);
287
288     TimerReq = (TTimerReq *) Msg->MsgPtr;
289     TimerReq->ReplyAdd = TIMERREPLY;
290     TimerReq->Time = 80000;
291     SendSMsg(&Msg, TIMERINPORT);
292     // WaitSMsg(&Msg, TIMERREPLY);
293
294     WaitSMsg(&Msg, ALLOCSMSG);
295     TimerReq = (TTimerReq *) Msg->MsgPtr;
296     TimerReq->ReplyAdd = TIMERREPLY;
297     TimerReq->Time = 15000;
298     SendSMsg(&Msg, TIMERINPORT);
299
300     WaitSMsg(&Msg, ALLOCSMSG);
301     TimerReq = (TTimerReq *) Msg->MsgPtr;
302     TimerReq->ReplyAdd = TIMERREPLY;
303     TimerReq->Time = 1000;
304     t1 = ReadLLC(LLCCycTim) >> 12;
305     SendSMsg(&Msg, TIMERINPORT);
306     WaitSMsg(&Msg, TIMERREPLY);
307     t2 = ReadLLC(LLCCycTim) >> 12;
308
309     SendSMsg(&Msg, DEALLOCSMSG);
310     WaitSMsg(&Msg, TIMERREPLY);
311     SendSMsg(&Msg, DEALLOCSMSG);
312
313     WaitSMsg(&Msg, TIMERREPLY);
314     SendSMsg(&Msg, DEALLOCSMSG);
315
316     t3 = ReadLLC(LLCCycTim) >> 12;
317     t3 = t1 + t2 + t3;
318 }

```

```

320 void RunTestSuite(void)
321 {
322     // TimerTest();
323     TestLink();
324     // MsgPassTest();
325     // DoPhilosophers();
326     while (1) {
327         LEDOff(0);
328         LEDOn(1);
329         LEDOff(2);
330         LEDOn(3);
331         Yield();
332     };
333 }

```

```

/* This cos we have no place to return to */

```

```

1  /*****
2  * timer.c
3  *
4  * -----*
5  * Timer server
6  *
7  * May 1998, Ray Heasman
8  *
9  *****/
11 #include "AT91timer.h" /* Get Timer related constants and
12                          addresses */
13 #include "AT91AIC.h"
14 #include "miscinc.h"
15 #include "msgtypes.h"
16 #include "intids.h"
17 #include "TSELIC.h"
18 #include <stdio.h>
19
20 // #define TIMERDEBUG
21
22 // I'm trying to standardise things:
23 // Call TimerInit, and it will start any necessary tasks.
24 // The main loop is TimerLoop and will run continuously
25
26 // How to use it:
27 // Send a Message to TIMERINPORT, with the following format:
28 // QUAD ReturnAdd;
29 // QUAD RelTimeOffset;
30 // Return Address is the place to send messages to.
31 // RelTimeOffset is the offset from now to whenever, measured in 8000ths
32 // of a second.
33
34 extern int IntID;
35 extern int IntVectimerAsm;
36 extern QUAD Uptime;
37 void TimerLoop(void);
38
39 #define MAX_OTRS 100 // Max num outstanding Timer regs
40
41 typedef struct {
42     MADDR ReplyAdd;
43     Time Time;
44     int Last;
45     int Next;
46 } TimerEntry;
47
48 TimerEntry TEBlock[100];
49
50 int TimerHead;
51 int TimerFree;
52 int Ticking; // Set to 1 if interrupt is just bidding its time till
53              // the outstanding time is low enough to fit in a 16
54              // bit counter.
55
56 void TimerInit(void)
57 // Start up any necessary tasks to run a timer loop.
58 {
59     int i;
60
61     Ticking = 0;
62     TimerHead = -1;
63     TimerFree = 0;
64
65     for (i = 0; i < MAX_OTRS; i++) {
66         TEBlock[i].Next = i+1;
67         TEBlock[i].Last = i-1;
68     };
69     TEBlock[MAX_OTRS-1].Next = -1;

```

```

71 1  AddrProcess((unsigned int) &TimerLoop, 0, 4096);
72  }

```

```
74 int CompareTime(TTime Time1, TTime Time2)
75 // Returns 0 if equal, -1 if Time1 < Time2, 1 if Time1 > Time2
76 {
77     if (Time1.Hi < Time2.Hi) return(-1);
78     if (Time1.Hi > Time2.Hi) return( 1);
79
80     // Get here if .Lo is significant
81     if (Time1.Lo < Time2.Lo) return(-1);
82     if (Time1.Lo > Time2.Lo) return( 1);
83     return(0);
84 }
```

```
86 TTime AddTime(TTime Time1, TTime Time2)
87 {
88     QUAD Carry;
89     TTime Result;
90
91     Carry = 0;
92     Result.Lo = Time1.Lo + Time2.Lo;    // Add LSBs
93     // Check for overflow. ie. Carry
94     if (Result.Lo >= 8000) {
95         Carry = 1;
96         Result.Lo = Result.Lo - 8000;
97     };
98     Result.Hi = Time1.Hi + Time2.Hi + Carry;
99     // if the MSBs overflow, you deserve what you get
100     return(Result);
101 }
102
```

```

104 TTime SubTime(TTime Time1, TTime Time2)
105 // Subtract Time2 from Time1
106 // Doesn't work if the result is negative
107 {
108     QUAD Carry;
109     TTime Result;
110
111     if (CompareTime(Time1, Time2) < 0) {
112         DebugMsg("SubTime: Attempt to subtract Times resulting in negative value.\n");
113         Result.Hi = 0;
114         Result.Lo = 0;
115         return(Result);
116     };
117
118     Carry = 0;
119
120     Result.Lo = Time1.Lo - Time2.Lo;
121
122     // Check for underflow, ie. Carry
123     if (Time2.Lo > Time1.Lo) {
124         Carry = 1;
125         Result.Lo = (Time1.Lo+8000)-Time2.Lo;
126     };
127     Result.Hi = Time1.Hi - Time2.Hi - Carry;
128
129     return(Result);
130 }

```

```

132 TTime GetCycTime(void)
133 // Fetch the absolute time from the FireWire chipset
134 {
135     TTime Tmp;
136     Tmp.Hi = Uptime;
137     Tmp.Lo = (ReadLLC(LLCCycTim)>>12)&0x1fff;
138     if (Uptime != Tmp.Hi) {
139         // if the timer rolled over, we have to reread everything
140         Tmp.Hi = Uptime;
141         Tmp.Lo = (ReadLLC(LLCCycTim)>>12)&0x1fff;
142     };
143     return(Tmp);
144 }

```

```

146 int AddAlarm(MADDR RAddr, QUAD RelAlarm)
147 // Find correct place in Alarm list and insert alarm.
148 // Only ever call this if there are Free slots in the timer queue
149 {
150     TTime Tmp;
151     TTime Alarm;
152     int i, lasti;
153     int newnode;
154     #ifdef TIMERDEBUG
155     char DMSgBuf[100];
156     char *DMSg;
157     DMSg = (char *) DMSgBuf;
158     #endif
159
160     if (TimerFree == -1) DebugMsg("AddAlarm: Attempt to add alarm - no free slots.\n");
161     Tmp.Hi = RelAlarm/8000;
162     Tmp.Lo = RelAlarm%8000;
163     Alarm = AddTime(GetCycTime(), Tmp);
164
165     #ifdef TIMERDEBUG
166     sprintf(DMSg, "AddAlarm, adding: %u.%u\n", Alarm.Hi, Alarm.Lo);
167     DebugMsg(DMSg);
168     #endif
169
170     i = TimerHead; lasti = -1;
171     while ( (i != -1) && (CompareTime(TEBlock[i].Time, Alarm) < 1) ) {
172         // Use '<=' rather than '<' to make requests for the same time FIFO
173         lasti = i;
174         i = TEBlock[i].Next;
175     };
176     // Right. Now we can insert the alarm at the correct place (before i)
177     if ((i != TimerHead) && (i != -1)) {
178         // Now follows a hopefully really easy to read list insertion.
179         if ((i != TimerHead) && (i != -1)) {
180             // Middle of list
181             newnode = TimerFree;
182             TimerFree = TEBlock[TimerFree].Next;
183             if (TimerFree != -1) TEBlock[TimerFree].Last = -1;
184
185             // set up new node
186             TEBlock[newnode].Last = lasti;
187             TEBlock[newnode].Next = i;
188             TEBlock[newnode].Time = Alarm;
189             TEBlock[newnode].ReplyAdd = RAddr;
190
191             // link it in
192             TEBlock[lasti].Next = newnode;
193             TEBlock[i].Last = newnode;
194         } else {
195             // Head of list
196             newnode = TimerFree;
197             TimerFree = TEBlock[TimerFree].Next;
198             if (TimerFree != -1) TEBlock[TimerFree].Last = -1;
199
200             TEBlock[newnode].Last = -1;
201             TEBlock[newnode].Next = TimerHead;
202             TEBlock[newnode].Time = Alarm;
203             TEBlock[newnode].ReplyAdd = RAddr;
204
205             // link it in
206             TimerHead = newnode;
207         } else {
208             // End of list
209             newnode = TimerFree;
210
211             TEBlock[newnode].Last = -1;
212             TEBlock[newnode].Next = TimerHead;
213             TEBlock[newnode].Time = Alarm;
214             TEBlock[newnode].ReplyAdd = RAddr;
215
216             // link it in
217             TimerHead = newnode;
218         }
219     }
220 }

```

```

215 TimerFree = TEBlock[TimerFree].Next;
216 if (TimerFree != -1) TEBlock[TimerFree].Last = -1;
217
218 TEBlock[newnode].Last = lasti;
219 TEBlock[newnode].Next = -1;
220 TEBlock[newnode].Time = Alarm;
221 TEBlock[newnode].ReplyAdd = RAddr;
222
223 TEBlock[lasti].Next = newnode;
224 }
225 }
226 }

```

```

228 MADDR DelAlarm(TTime CurrTime)
229 {
230     int tmp;
231     MADDR RAddr;
232     #ifdef TIMERDEBUG
233         char DMSgBuf[100];
234         char *DMSg;
235         DMSg = (char *) DMSgBuf;
236     #endif
237
238     #ifdef TIMERDEBUG
239         sprintf(DMSg, "DelAlarm: Current time: %u.%u\n", CurrTime.Hi, CurrTime.Lo);
240         DebugMsg(DMSg);
241     #endif
242
243     if (CompareTime(TEBlock[TimerHead].Time, CurrTime) == 1) {
244         DebugMsg("DelAlarm: DelAlarm called before event is due.\n");
245         return(0);
246     };
247
248     if (TimerHead == -1) {
249         DebugMsg("DelAlarm: Attempt to remove item from empty list.\n");
250         return(0);
251     };
252
253     RAddr = TEBlock[TimerHead].ReplyAddr;
254
255     tmp = TimerHead;
256     TimerHead = TEBlock[TimerHead].Next;
257     if (TimerHead != -1) TEBlock[TimerHead].Last = -1;
258
259     TEBlock[TimerFree].Last = tmp;
260     TEBlock[tmp].Next = TimerFree;
261     TimerFree = tmp;
262     return(RAddr);
263 }
264

```

```

265 void TimerLoop(void)
266 {
267     int RepAddr;
268     TTime CurrTime;
269     TMSgHandle *TmpSMSg;
270     TimerReq *TimerReq;
271     #ifdef TIMERDEBUG
272         #ifdef TIMERDEBUG
273             char DMSgBuf[100];
274             char *DMSg;
275             TTime DTime;
276             DMSg = (char *) DMSgBuf;
277         #endif
278
279         RegisterType(TIMERINPORT, GetPID());
280
281         WaitSMSg(&TmpSMSg, ALLOCSMSG);
282         SendSMSg(&TmpSMSg, INITREPLY); // Tell the init sequence to carry on.
283
284         DebugMsg("Timer server started.\n");
285
286         #ifdef TIMERDEBUG
287             DebugMsg("Timer debugging active.\n");
288         #endif
289
290         while (1) {
291             Yield();
292             while (CheckSMSg(TIMERINPORT) == 0) {
293                 if (TimerFree != -1) {
294                     // Handle request to add alarm to queue
295                     WaitSMSg(&TmpSMSg, TIMERINPORT);
296                     TimerReq = (TimerReq *) TmpSMSg->MsgPtr;
297                     #ifdef TIMERDEBUG
298                         DTime = GetCycTime();
299                         sprintf(DMSg, "Current time is: %u.%u\n", DTime.Hi, DTime.Lo);
300                         DebugMsg(DMSg);
301                         sprintf(DMSg, "Adding alarm offset by: %u\n", TimerReq->Time);
302                         DebugMsg(DMSg);
303                     #endif
304                     AddAlarm(TimerReq->ReplyAdd, TimerReq->Time);
305                     SendSMSg(&TmpSMSg, DEALLOCSMSG);
306                 };
307             };
308             if (TimerHead != -1) {
309                 CurrTime = GetCycTime();
310                 while ((TimerHead != -1) && (CompareTime(TEBlock[TimerHead].Time, CurrTime) < 1)) {
311                     // Send a wakeup to a task
312                     #ifdef TIMERDEBUG
313                         sprintf(
314                             DMSg, "Wakeup at: %u.%u\n", TEBlock[TimerHead].Time.Hi, TEBlock[TimerHead].Time.Lo);
315                         DebugMsg(DMSg);
316                     #endif
317
318                     CurrTime = GetCycTime();
319                     // Next =, and not ==, is intentional
320                     if (RepAddr = DelAlarm(CurrTime)) {
321                         // DelAlarm will return a non zero value if all is ok
322                         // otherwise it will generate debug output and refuse to del the event.
323                         WaitSMSg(&TmpSMSg, ALLOCSMSG);
324                         SendSMSg(&TmpSMSg, RepAddr);
325                     };
326                 };
327             };
328         }

```



```

1 /*
2 / AT91M4000 Advanced Interrupt Controller constants
3 / Note that all offsets are used as offsets into an integer array in C
4 / This means you have to MULTIPLY THEM BY FOUR when using them in
5 / assembler programs.
6 */
7
8 /* Base address is here */
9
10 #define AICBase 0xFFFFF000
11
12 /* Source mode Register Offsets */
13 #define AIC_SMR0 0
14 #define AIC_SMR1 1
15 #define AIC_SMR2 2
16 #define AIC_SMR3 3
17 #define AIC_SMR4 4
18 #define AIC_SMR5 5
19 #define AIC_SMR6 6
20 #define AIC_SMR7 7
21 #define AIC_SMR8 8
22 #define AIC_SMR9 9
23 #define AIC_SMR10 10
24 #define AIC_SMR11 11
25 #define AIC_SMR12 12
26 #define AIC_SMR13 13
27 #define AIC_SMR14 14
28 #define AIC_SMR15 15
29 #define AIC_SMR16 16
30 #define AIC_SMR17 17
31 #define AIC_SMR18 18
32 #define AIC_SMR19 19
33 #define AIC_SMR20 20
34 #define AIC_SMR21 21
35 #define AIC_SMR22 22
36 #define AIC_SMR23 23
37 #define AIC_SMR24 24
38 #define AIC_SMR25 25
39 #define AIC_SMR26 26
40 #define AIC_SMR27 27
41 #define AIC_SMR28 28
42 #define AIC_SMR29 29
43 #define AIC_SMR30 30
44 #define AIC_SMR31 31

```

```

46 /* Source Vector Registers */
47 #define AIC_SVR0 32
48 #define AIC_SVR1 33
49 #define AIC_SVR2 34
50 #define AIC_SVR3 35
51 #define AIC_SVR4 36
52 #define AIC_SVR5 37
53 #define AIC_SVR6 38
54 #define AIC_SVR7 39
55 #define AIC_SVR8 40
56 #define AIC_SVR9 41
57 #define AIC_SVR10 42
58 #define AIC_SVR11 43
59 #define AIC_SVR12 44
60 #define AIC_SVR13 45
61 #define AIC_SVR14 46
62 #define AIC_SVR15 47
63 #define AIC_SVR16 48
64 #define AIC_SVR17 49
65 #define AIC_SVR18 50
66 #define AIC_SVR19 51
67 #define AIC_SVR20 52
68 #define AIC_SVR21 53
69 #define AIC_SVR22 54
70 #define AIC_SVR23 55

```

```

71 #define AIC_SVR24 56
72 #define AIC_SVR25 57
73 #define AIC_SVR26 58
74 #define AIC_SVR27 59
75 #define AIC_SVR28 60
76 #define AIC_SVR29 61
77 #define AIC_SVR30 62
78 #define AIC_SVR31 63
79
80 #define AIC_IVR 64
81 #define AIC_FVR 65
82 #define AIC_ISR 66
83 #define AIC_IPR 67
84 #define AIC_IMR 68
85 #define AIC_CISR 69
86
87 #define AIC_IECR 72
88 #define AIC_IDCR 73
89 #define AIC_ICCR 74
90 #define AIC_ISCR 75
91 #define AIC_EOICR 76
92 #define AIC_SIV 77

```

```
1 /*
2  / AT91M4000 Programmable Input/Output constants
3  / Note that all offsets are used as offsets into an integer array in C
4  / This means you have to MULTIPLY THEM BY FOUR when using them in
5  / assembler programs.
6  */
7
8 /* Base address is here */
9
10 #define PIOBase 0xFFFF0000
11
12 /* Source mode Register Offsets */
13
14 #define PIO_PER 0
15 #define PIO_PDR 1
16 #define PIO_PSR 2
17
18 #define PIO_OER 4
19 #define PIO_ODR 5
20 #define PIO_OSR 6
21
22 #define PIO_IFER 8
23 #define PIO_IFDR 9
24 #define PIO_IFSR 10
25
26 #define PIO_SODR 12
27 #define PIO_CODR 13
28 #define PIO_ODSR 14
29 #define PIO_PDSR 15
30 #define PIO_IER 16
31 #define PIO_IDR 17
32 #define PIO_IMR 18
33 #define PIO_ISR 19
```


```
1 /*
2  / AT91M4040 Advanced Interrupt Controller constants
3  / Note that all offsets are used as offsets into an integer array in C
4  / This means you have to MULTIPLY THEM BY FOUR when using them in
5  / assembler programs.
6  */
7
8 /* Base address is here */
9
10 #define RAAICBase 0xFFFFC000
11
12 #define IR0_SOU 0
13 #define IR0_ALO 1
14 #define IR0_MRE 2
15 #define IR0_MRD 3
16 #define IR0_SWI 4
17 #define IR0_ICR 5
18 #define IR0_ISR 8
19 #define IR0_IVR 9
20 #define IR0_P00 12
21 #define IR0_P01 13
22 #define IR0_P02 14
23 #define IR0_P03 15
24 #define IR0_P04 16
25 #define IR0_P05 17
26 #define IR0_P06 18
27 #define IR0_P07 19
28 #define IR0_P08 20
29 #define IR0_P09 21
30 #define IR0_P10 22
31 #define IR0_P11 23
32 #define IR0_P16 28
33 #define IR0_P17 29
34 #define IR0_P18 30
```

```
1 /*
2  / AT91M400 Special Function Controller constants
3  / Note that all offsets are used as offsets into an integer array in C
4  / This means you have to MULTIPLY THEM BY FOUR when using them in
5  / assembler programs.
6  */
7
8  #define SFBBase 0xFFFF0000
9
10 #define SF_CIDR 0
11 #define SF_EXID 1
12 #define SF_RSR 2
13
14 // Reserved entries here (3-5)
15
16 #define SF_PMR 6
```

```

1 /*
2  / AT91M4040 timer constants
3  / Note that all offsets are used as offsets into an integer array in C
4  / This means you have to MULTIPLY THEM BY FOUR when using them in
5  / assembler programs.
6  */
7
8 /* Base addresses are here */
9
10 #define TCBase 0xFFFFE000
11 #define TCChan0 0
12 #define TCChan1 0x40
13 #define TCChan2 0x80
14 #define TC_BCR 0xC0/4
15 #define TC_BMR 0xC4/4
16
17 /* Integer array offsets go here */
18
19 #define TCx_CCR 0
20 #define TCx_CMR 1
21 #define TCx_CV 4
22 #define TCx_RA 5
23 #define TCx_RB 6
24 #define TCx_RC 7
25 #define TCx_SR 8
26 #define TCx_IER 9
27 #define TCx_IDR 10
28 #define TCx_IMR 11

```



```
1  /*****  
2  * ORBstructs.h  
3  *-----  
4  *  
5  * Central list of ORB structures  
6  *  
7  * December 1999, Ray Heasman  
8  *  
9  *-----  
10 #define UCHAR unsigned char  
  
12 1 typedef struct {  
13 1   QUAD L1;  
14 1   QUAD L2;  
15 1 } SBPAddr;  
  
17 1 typedef struct {  
18 1   SBPAddr Pass;  
19 1   SBPAddr LoginResp; // 2 QUADs  
20 1   QUAD LUNdat;  
21 1   QUAD Lengths;  
22 1   SBPAddr StatusFIFO;  
23 1 } LoginManORB;
```

```


1 /*
2  / TSBL2LV31 Link Layer Controller constants
3  /
4  / Seeing as TI do not provide their own short names for these registers,
5  / I am using 'LLC' followed by the first 4 letters of the register's name,
6  / if the register has only one word in its name. Otherwise I use the
7  / first three letters of each word appended onto 'LLC', except for
8  / words that are already shortened or are abbreviations, which are not
9  / shortened.
10 /
11 / Ray Heasman, Oct 1998
12 */
14 #define LLCVcrs 0x00
15 #define LLCMISC 0x04
16 #define LLCCont 0x08
17 #define LLCInte 0x0C
18 #define LLCIntMas 0x10
19 #define LLCcycTim 0x14
20 #define LLCIsoNum 0x18
21 #define LLCDiag 0x20
22 #define LLCPhyAcc 0x24
23 #define LLCATFSta 0x30
24 #define LLCBusRes 0x34
25 #define LLCSelIDChe 0x38
26 #define LLCGRFSta 0x3C
27 #define LLCFIFOSTa 0x50
28 #define LLCIsoCon 0x54
29 #define LLCIsoMod 0x58
30 #define LLCIsoHea 0x5C

```

```

32 // The bitmask definitions for the Interrupt register
33 // These are taken, case and all, from the LLC datasheet
35 #define IArbFl 0x00000001
36 #define FrGp 0x00000010
37 #define ArbGp 0x00000020
38 #define CARbFl 0x00000040
39 #define Cylst 0x00000080
40 #define Cypnd 0x00000100
41 #define CyDne 0x00000200
42 #define Cyst 0x00000400
43 #define CySec 0x00000800
44 #define McWrEr 0x00001000
45 #define TCERr 0x00008000
46 #define HGrEr 0x00010000
47 #define SntRj 0x00020000
48 #define ATStk 0x00080000
49 #define ITStk 0x00100000
50 #define SelfIDER 0x00200000
51 #define IRXDta 0x00400000
52 #define CndRst 0x01000000
53 #define ARXDta 0x02000000
54 #define TXRdy 0x04000000
55 #define PhRst 0x10000000
56 #define PhRRx 0x20000000
57 #define PhInt 0x40000000
58 #define LLCInt // Had to change this one (was Int)

```



```
1  /* errors.h */
2
3  #define ERROR_NoFreeSmallIDSlots 1
4  #define ERROR_NoFreeSLLNode 2
5  #define ERROR_MsgTypeAlreadyRegistered 3
6  #define ERROR_NoFreeBigIDSlots 4
7  #define ERROR_NoFreeBLLNode 5
8  #define ERROR_CatchallNotImplementedYet 6
9  #define ERROR_UnreachableCodeReached 7
10 #define ERROR_NotSmallMsg 8
11 #define ERROR_NotBigMsg 9
12 #define ERROR_InvalidNode 10
13 #define ERROR_MsgNotInCorrectMemArea 11
14 #define ERROR_MsgAddressWrong 12
15 #define ERROR_NoMsgFound 13
16 #define ERROR_MsgNotRegistered 14
17 #define ERROR_MsgNotHereYet 15
18 #define ERROR_LICMemInterfacePoked 16
19 #define ERROR_LICXedUnknownTCode 17
20 #define ERROR_NotYourMessage 18
```

```
1  /*****  
2  * intIDs.h  
3  *-----  
4  *  
5  * Central list of interrupts  
6  *  
7  * April 1999, Ray Heasman  
8  *  
9  *****/  
11 // IntID for 1394 Interrupt  
13 #define MAIN1394Int 4097  
14 #define Timer1Int 4098 // For timer server
```

```

1  /*****
2  * miscinc.h
3  * -----
4  * The prototype for all the stuff used in the kernel and
5  * associated routines.
6  *
7  * October 1998
8  *
9  *****/
10
11
12 /* Global stuff */
13 #define INTIDBASE 4096
14
15 typedef unsigned int QUAD;
16 typedef unsigned int MADDR;
17
18 /* msgpass.c */
19
20 #define GETMSGMASK 1<<28
21
22 #define GETMSGMASK ((1<<28)+1)
23
24 #define NUM_BIGMSG 32 /* Number of Large Message buffers */
25 #define NUM_SMALLMSG 512 /* Size in bytes */
26 #define NUM_SMALLMSG 128 /* Number of Small Message buffers */
27 #define SMALLMSG_SIZE 8 /* Size in bytes */
28
29 #define MAXNUM_SID 100 /* Max number of registered small msg IDs */
30 #define MAXNUM_BID 100 /* Max number of registered large msg IDs */
31
32 #define SMALLMSGMASK 1 /* Small messages have bit 0 set in their
33                          message IDs */
34
35 /* A large Message */
36 typedef struct {
37     Char BMsg[BIGMSG_SIZE];
38 } TBIGMsg;
39
40 /* A small Message */
41 typedef struct {
42     Char SMsg[SMALLMSG_SIZE];
43 } TSMALLMsg;
44
45 typedef struct {
46     TBIGMsg *MsgPtr; /* Pointer to a system message or a provided message */
47     int Node;
48     int UserID; /* This can be used as a reply address by processes */
49     int PassByRef; /* If non-zero, then the pointed-to area contains a
50                   /* pointer and a length
51
52     TBMsgHandle;
53
54     typedef struct {
55         TSMALLMsg *MsgPtr; /* Pointer to a system message or a provided message */
56         int Node;
57         int UserID; /* This can be used as a reply address by processes */
58         int PassByRef;
59         TSMsgHandle;
60
61         /* Return values are in errors.h. 0 = success
62         void InitMessageSystem(void);
63         /* Call this once, before using message passing.
64         int RegisterType(unsigned int MsgID, unsigned int PID);
65         /* Register process PID to receive messages of type MsgID
66         int WaitSMsg(TSMsgHandle **Msg, unsigned int MsgID);
67         /* Blocking read for message of type MsgID. Call with ALLOCSMSG to create a
68         /* message and init the handle.
69         int CheckSMsg(unsigned int MsgID);
70         /* Non-blocking check for incoming message. 0 = message waiting

```

```

71 int CheckBMsg(unsigned int MsgID);
72 int SendSMsg(TSMsgHandle **Msg, unsigned int MsgID);
73 /* Non-blocking send of message of type MsgID. Use DEALLOCSMSG to bin it.
74 int SendBMsg(TBMsgHandle **Msg, unsigned int MsgID);
75 /* As above. Use DEALLOCSMSG
76 int WaitBMsg(TBMsgHandle **Msg, unsigned int MsgID);
77 unsigned int WaitOnMgList(unsigned int *MList);
78 /* Blocking wait on zero terminated list of message types (big or small).
79 /* Returns the offset into the array of an arrived message type. Do not
80 /* make assumptions about the relative arrival order of messages.
81
82 /* kernel.c */
83 int GetPID(void);
84 /* Return PID of current process
85 void Block(void);
86 /* Sleep until a message arrives for which the current process is registered
87 void Yield(void);
88 /* Give up remainder of current timeslice
89 void Unblock(unsigned int PID);
90 /* Unblock the designated process (Used by message passing handler)
91 int EInt(void);
92 /* Enable interrupts
93 int DInt(void);
94 /* Disable interrupts
95 int SetInt(int RegInt);
96 /* Set interrupts to desired value, returning previous state. (0 = enable)
97 void FakeInt(unsigned int Vector);
98 /* Fake an interrupt. Call Vector in interrupt state
99 int AddrProcess(unsigned int Vector, unsigned int Dat, unsigned int TaskSP);
100 /* Add process at Vector, with 32 bits to be placed in r0 in Dat, and amount of
101 /* stack space in TaskSP
102
103 /* ilink.c */
104 void WriteLLC(unsigned int Reg, unsigned int Val);
105 /* Write Val to Register Reg, on the TI LLC
106 void WriteLLCMasked(QUAD Reg, QUAD Mask, QUAD Value);
107 /* Write Value to Reg, but only change the bits in Mask. Leave 0's untouched.
108 unsigned int ReadLLC(unsigned int Reg);
109 /* Read value from a register
110 int InitI394(void);
111 /* Start I394 Physical and Link Layer services
112
113 /* ilinkTRANS.c */
114 void ILinkTransLayer(void);
115 /* Start Transaction Layer services. See msgtypes.h for message IDs to use.
116
117 #define LITTLEENDIAN
118 #ifndef LITTLEENDIAN
119 #define ENDSWAP(x,y) y x
120 #else
121 #define ENDSWAP(x,y) x y
122 #endif
123
124 typedef union {
125     QUAD Quadlet;
126     struct {
127         ENDSWAP(unsigned short Datalen, unsigned short ExtTCODE);
128     } Info;
129 } TQBlock; /* Used to represent either a data quadlet, or the info fields for payload
130
131 typedef union {
132     struct {
133         ENDSWAP(unsigned short SrcID, unsigned short RCode);
134     } RCodeReserved;
135     RCodeBlock;
136     struct {
137         ENDSWAP(unsigned short SrcID, unsigned short DestOffH);
138         QUAD DestOffLo;
139     } AddrBlock;
140 }

```

```

141 } TDBlock; // Used to represent either the destination address or response code
143 // The TLinkPacket and TTransReq message formats are designed so that a few
144 // data elements can be changed to change one into the other, to avoid
145 // copying any data from one packet to another.
147 1 typedef struct {
148 1     ENDSWAP(unsigned short DestID; , unsigned short tcodes; // 1394 Destination node address
149 1     TDBlock DBlock;
150 1     TQBlock QBlock;
151 1     QUAD Data[19];
152 1     } TLinkPacket;
154 1 typedef struct { // 1394 Destination node address
155 1     // Transaction type 0 - Read, 1 - Write, 2 - Lock
156 1     // 32 for error.
157 1     ENDSWAP(unsigned short DestID; , unsigned short TrType;)
158 1     // Number of bytes to be written or requested.
159 1     ENDSWAP(unsigned short Length; , unsigned short DestHi;)
160 1     QUAD DestLo;
161 1     QUAD Payload[20]; // FIMXE: For block write transactions, start at 1, not 0
162 1     } TTransReq;
164 // The following data structure is used by CSR stuff to reply to requests.
165 // I know it looks the same (
166 //     cept for the TrType thing), but it might not be the same in the future
167 // When in doubt, I am keeping separate copies of things.
168 1 typedef struct { // 1394 Destination node address
169 1     // Transaction type 0 - Read, 1 - Write, 2 - Lock (
170 1     // 32 for error. Transaction code in high byte for incoming reads
171 1     ENDSWAP(unsigned short DestID; , unsigned short TrType;)
172 1     // Number of bytes to be written or requested.
173 1     QUAD DestLo;
174 1     QUAD Payload[20]; // FIMXE: For block write transactions, start at 1, not 0
175 1     } TTransResp;
177 #define TRTIMEOUT 32 // Error - transaction timeout (returned in TrType)
178 // * linkconv.c *
179 int ReadPacket(QUAD *Mem);
180 // Read LLC FIFO and format into 1394 std format, minus CRCs
181 int GRFNotEmpty(void);
182 // Returns nonzero if FIFO has stuff in it.
183 int SendPacket(QUAD *Mem);
184 // Put 1394 format packet into FIFO in LLC native format
185 // * debug.c *
187 void InitDebugger(void);
188 // Call once only (ever) before using DebugMsg
189 void DebugMsg(char* DebugString);
190 // Dump error message to debug output FIFO
191 // * test.c *
193 void LEDOff(int led);
194 void LEDOn(int led);
195 void LEDToggle(int led);
196 // * timer.c *
198 typedef struct {
199 1     MADDR ReplyAdd;
200 1     QUAD Time;
201 1     } TTimerReq;
202
204 1 typedef struct {
205 1     QUAD Hi;
206 1     QUAD Lo; // LSB increments at 0kHz
207 1     } TTime;

```

```

209 void TimerInit(void);
210 TTime GetCycTime(void); // Get current system time. Synched to 1394 Cyc timer
211 int CompareTime(TTime Time1, TTime Time2); // T1 < T2 => -1, T1=T2 => 0, etc
212 TTime AddTime(TTime Time1, TTime Time2);
213 TTime SubTime(TTime Time1, TTime Time2); // Subtract Time2 from Time1
214 // Doesn't work if the result is negative
216 // * SBP2.c *
218 #define SBP2ADDRLo 0xF0010000 // Beginning of SBP-2 memory range, in 1394 node space
219 #define SBP2ADDRHi 0xF001FFFF // End of SBP-2 Memory range
220 void DoHDD(void);
221 void SBPInit(void);
223 // * CSRmain.c *
224 #define CSRROMBASEADDRLo 0xF0000400 // Beginning of CSR ROM memory range,
225 // in 1394 node space
226 #define CSRROMBASEADDRHi 0xF0000500 // End of CSR ROM memory range
227 void CSRInit(void);

```

```

1 /*****
2 * msgtypes.h
3 *
4 * -----
5 * Central list of message types
6 *
7 * April 1999, Ray Heasman
8 *
9 *****/
11 // Big messages are even numbers. Small messages are odd numbers.
13 #define ALLOCBSMSG 1<<28
14 #define ALLOCSMSG ((1<<28)+1)
16 #define DEALLOCBSMSG 1<<28
17 #define DEALLOCSMSG ((1<<28)+1)
19 // FireWire messages. Chosen to match the i394 Std state diagrams
20 // as closely as possible.
21 #define LK_CTRLREQ 101 // Requests LLC action & sets parms
22 #define LK_EVENTIND 103 // Used to signal events on the Link layer
23 #define LK_CONFIGREQ 105 // Used to send a Phy config packet
24 #define LK_DATACONF 107 // Used by LLC to indicate a packet sent
25 #define TRANS_TIMER 109 // Transaction layer timer reply port
27 #define LK_DATAREQ 100 // Requests that LLC send a packet
28 #define LK_DATAIND 102 // Used by LLC to deliver a rxed packet
29 #define LK_CONFIGIND 104 // Used by LLC to report self ID packets etc.
30 #define TR_DATAREQ 106 // Used by Transaction layer to accept requests.
31 #define TR_DATARESP 108 // Used by Transaction layer to accept responses.
33 // Timer server messages
35 #define TIMERINPORT 201 // Timer server listens for requests on this port.
37 // Test program messages
38 #define TIMERREPLY 301
39 #define INITREPLY 303
40 #define ILINKREPLY 300 // Big message for packets received at app layer
42 // SBP2 stuff
43 #define CSRBASEID 400 // Data to the CSR base registers
44 #define CSRROMBASEID 402 // from the trans layer go to this
45 // Data to the CSR ROM config handler
46 // goes to this address
47 #define CSRSBP2BASEID 404 // Data to the SBP2 handler goes here
49 #define HDRREPLY 406 // Used inside SBP driver for general HDD control

```

```


```

core.s 1
ilink.s 5
ilinkasm.s 7
init.s 9
timerasm.s 13

```

1 ; Source code for the ARM kernel core
2
3 AREA core, CODE, READWRITE
4 CODE32
5 IMPORT SetTimer
6 IMPORT InitPIO
7 IMPORT InitAIC
8 IMPORT C_Startup
9 EXPORT InitID
10 EXPORT CurrTask
11 EXPORT TaskList
12 EXPORT TaskSwitch
13 EXPORT AddTask
14 EXPORT SpurInt
15 EXPORT Uptime
16 EXPORT _main
17
18 Mode_USR EQU 0x10
19 Mode_IRQ EQU 0x12
20 Mode_SVC EQU 0x01
21 I_Bit EQU 0x80
22 F_Bit EQU 0x40
23 AIC_FOICR EQU 0xFFFFF130
24 AIC_IVR EQU 0xFFFFF100
25 TC_SR EQU 0xFFFE0A0
26 TC2_CCR EQU 0xFFFE080
27 PIO_SODR EQU 0xFFFE030
28 PIO_CODR EQU 0xFFFE034
29 PS_CR EQU 0xFFFE4000
30
31 MaxTs EQU 64 ; Maximum number of tasks
32
33 ENTRY
34
35 ldr r13,=0x7FF800 ; Ram limit - 1024
36 mov r0,#0x0F
37 msr CPSR,r0
38 ldr r0,=TaskList
39 mov r1,#3 ; Marks the current task as active
40 str r1,[r0]
41
42 ldr r0,=MinSP
43 str sp,[r0] ; Store the Stack pointer we can use.
44 bl InitAIC
45
46 mov r1,#0x1000
47 ldr r0,=C_Startup
48 bl AddTask
49
50 bl InitPIO ; initialise the PIO
51 ldr r0,=TaskSwitch
52 bl SetTimer ; COMMENT OUT to disable task switching
53 mov r0,#0x10
54 msr CPSR,r0
55
56 ;
57 bl RunTestSuite
58 ldr r0,=PS_CR
59 mov r1,#1
60
61 ;
62 Idlelp
63 ;
64 str r1,[r0] ; Activate CPU sleep
65 b Idlelp ; Go to sleep again
66
67 AddTask
68 ; Adds a task to the tasklist
69 ; Entry:
70 ; r0 = Start address of task to add
71 ; r1 = Stack Space to use for task
72 ; r4 = 32 bit value passed to r0 of new task.
73 ; Exit: r0 = PID, or 0 if unsuccessful

```

```

71 ; Scratches:
72 ; r0-r3
73
74 ; NENENB: Possible race condition if two tasks do an AddTask simultaneously with
75 ; interrupts enabled
76
77 ldr r3,=NumSwitches ; use r3 as base register for accessing data area
78 ldr r2,[r3,NumTasks-NumSwitches]
79 cmp r2,#MaxTs
80 movhs r0,#0
81 movhs PC,r14 ; Scarper if all task slots used
82
83 ldr r2,[r3,MinSP-NumSwitches]
84 sub r1,r2,r1 ; Calculate new SP
85 str r1,[r3,MinSP-NumSwitches]
86
87 ldr r2,=TaskList-128 ; Get ready to look through available slots
88
89 ATLLp add r2,r2,#128
90 ldr r3,[r2]
91 tst r3,#2 ; Start stepping though list, looking for a free task
92 bne ATLLp ; loop until a non-valid task is found.
93
94 mov r3,#3 ; Mark task as used and valid
95 str r3,[r2] ; This is the new task's status register
96 mov r3,#&10 ; store it
97 str r3,[r2,#4]
98 r0,[r2,#8] ; store the program counter
99 str r1,[r2,#64] ; Write SP (68 was wrong offset)
100 str r4,[r2,#12] ; Store a data value for destination.
101
102 ldr r3,=TaskList
103 sub r2,r2,r3 ; Get offset of current task from beginning of list
104 mov r0,r2,lsr #7 ; Make PID by getting task number and adding 1
105 add r0,r0,#1
106 bx r14
107
108 TaskSwitch
109 ldr r13,=AIC_IVR
110 str r13,[r13] ; Never breakpoint here.
111
112 BP_TS ldr r13,=CurrTask ; Break here
113 ldr r13,[r13] ; First, save current task
114
115 add r13,r13,#12 ; Skip area to save PC + SPSR
116 stmia r13,{r0-r14}^
117 mrs r0,SPSR
118 sub LR,LR,#4 ; Adjust LR value, cos IRQ adds 4.
119 stmdb r13,{r0, LR} ; Store SPSR and PC
120
121 ldr r0,=NumSwitches
122 ldr r1,[r0]
123 add r1,r1,#1
124 str r1,[r0]
125
126 TSLoop sub r13,r13,#12
127
128 add r13,r13,#128 ; Increment pointer
129 ldr r0,[r13]
130 tst r0,#1 ; Check bit zero
131 ldreq r13,=TaskList ; Go to beginning of table if end reached (=0)
132 ldreq r0,[r13]
133 tst r0,#2 ; Check bit 1
134 beg TSLoop ; Go to next entry if task is not valid (==0)
135 tst r0,#4 ; Check bit 2
136 bne TSLoop ; Keep on looking if task is blocked (==1)
137
138 ; If we get here we are pointing to a valid, unblocked task
139 ; now we switch to it
140 ldr r1,=TC_SR

```

```

141  ldr  r1,[r1]
142  ldr  r1,=AIC_EOICR
143  str  r1,[r1]

144
145  ldr  r0,=CurrTask
146  str  r13,[r0]
147  add  r13,r13,#12
148  ldmdb r13,{r0,r14}
149  msr  SPSR,r0          ; Restore SPSR
150  ldmia r13,{r0-r14}^  ; Get user registers
151  nop
152  tSEnd  movs  PC,r14
153  ; Now we have the Spurious interrupt vector.
154  SpurInt
155  ldr  r13,=AIC_EOICR
156  str  r13,[r13]
157  subs  pc,r14,#4

158  stop

159  MOV  r0, #0x18          ; angel_SWIreason_ReportException
160  LDR  r1, =0x20026      ; ADP_Stopped_ApplicationExit
161  SWI  0x123456          ; Angel semihosting ARM SWI

162
163  LTOrg
164  AREA  coredata, DATA, READWRITE
165  NumSwitches  DCD 0
166  NumTasks     DCD 0
167  IntID        DCD 0
168  MinSP        DCD 0
169  CurrTask     DCD TaskList
170  TaskList     & 32*4*32
171  EndList      DCD 0          ; So Task Switcher can find end of list
172  Uptime       DCD 0
173  Test         DCD 0
174  Test2        DCD 0

175
176  END

```

```

1  ;/*****
2  ; * ilink.s
3  ; *
4  ; *
5  ; * This contains assembler wrappers for IEEE 1394 IRQ handler stuff *
6  ; *
7  ; *
8  ; * October 1998, Ray Heasman
9  ; *
10 ; *****/

```

```

12 AREA inlinkasm, CODE, READONLY
13 CODE32
14 EXPORT IntVec1394Asm
15 IMPORT IntVec1394C

```

```

17 IntVec1394Asm
18 stmfd sp!, {r0-r12} ; Back up everything
19 ldr r0, =IntVec1394C ; Call C vector routine
20 bx r0
21 ldmfd sp!, {r0-r12}
22 subs pc, r14, #4 ; Return

```

```

24 END

```

```

1 /*****
2 / * iLinkasm.s
3 / *
4 / *
5 / * This contains assembler wrappers for IEEE 1394 IRQ handler stuff *
6 / *
7 / *
8 / * October 1998, Ray Heasman
9 / *
10 / *****/

12 AREA iLinkasm, CODE, READONLY
13 CODE32
14 EXPORT IntVec1394Asm
15 IMPORT IntVec1394C

17 AIC_EOICR EQU 0xFFFFFFFF30
18 AIC_ICCR EQU 0xFFFFFFFF28
19 AIC_IDCR EQU 0xFFFFFFFF24
20 AIC_IECR EQU 0xFFFFFFFF20
21 AIC_IVR EQU 0xFFFFFFFF10
22 PIO_ISR EQU 0xFFFFF04C
23 PIO_IER EQU 0xFFFFF040
24 PIO_IDR EQU 0xFFFFF040
25 PIO_PDSR EQU 0xFFFFF03C
26 IRQStack EQU 0x1000

28 IntVec1394Asm
29     ldr sp,=AIC_IVR ; dont breakpoint here
30     str sp,[sp]
31
32     ldr sp,=IRQStack ; dont breakpoint here
33     stmfd sp!,{r0-r12,r14} ; Back up everything

35 ;
36 ; ldr r0,=PIO_ISR
37 ; ldr r0,=PIO_PDSR
38 ; ldr r0,[r0]
39 ; tst r0,#0x200
40 ; beq Line_Lo ; Stay on if line is lo
41 ; Break_here
42 ; ldr r0,=LoCnt ; For breakpoint
43 ; ldr r1,[r0]
44 ; add r1,r1,#1
45 ; str r1,[r0]
46 ; b IVCont

48 Line_Lo
49 ; now comes bit out of 5-15 ARM Ref Guide
50 mov ip,sp
51 ; stmfd sp!,{fp,ip,lr,pc}
52 sub fp,fp,#4
53 ; end bit

55 ldr r0,=IntVec1394C ; Call C vector routine
56 ldr r14,=IVCont
57 bx r0

58 IVCont
59 ; ldr r1,=AIC_IVR
60 ; str r1,[r1]
61 ; ldr r1,=AIC_EOICR
62 ; str r1,[r1]

64 ; ldmfd sp!,{fp,ip,lr,pc}
65 ldmfd sp!,{r0-r12,r14}
66 subs pc,r14,#4 ; Return
67 LoCnt DCD 0
68 END

```

```

1 ;
2 ; The AREA must have the attribute READONLY, otherwise the linker will not
3 ; place it in ROM.
4 ;
5 ; The AREA must have the attribute CODE, otherwise the assembler will not
6 ; let us put any code in this AREA
7 ;
8 ; Note the '|' character is used to surround any symbols which contain
9 ; non standard characters like '!'.
11
13 AREA Init, CODE, READONLY
15 Mode_USR EQU 0x10
16 Mode_IRQ EQU 0x12
17 Mode_SVC EQU 0x13
19 I_Bit EQU 0x80
20 F_Bit EQU 0x40
22 ; Locations of various things in our memory system
24 RAM_Base EQU 0x700000 ; 1MB RAM at this base
25 RAM_Limit EQU 0x800000
27 IRQ_Stack EQU RAM_Limit ; 1K IRQ stack at top of memory
28 SVC_Stack EQU RAM_Limit-1024 ; followed by SVC stack
29 USR_Stack EQU SVC_Stack-1024 ; followed by USR stack
31 ; --- Define entry point
32 EXPORT __main ; defined to ensure that C runtime system
33 __main ; is not linked in
34 ENTRY
36 ; We have to handle two types of reset - warm and cold
37 ; In the cold reset, the ROM maps to 0 until a bit is set in a memory mapped register
38 ; In the warm rest, the vector in internal RAM is followed.
40 ; --- Initialise memory system, if we are cold booting.
42 ; B
43 LDR r0,=0xFFE00000 ; Memory controller base addr
45 LDR r1,=0x40302D
46 STR r1,[r0]
48 LDR r1,=0x503001
49 STR r1,[r0,#4]
51 LDR r1,=0x603021
52 STR r1,[r0,#8]
54 LDR r1,=0x702029
55 STR r1,[r0,#12]
57 LDR r1,=0x802029
58 STR r1,[r0,#16]
60 LDR r1,=0x900003d
61 STR r1,[r0,#20]
63 LDR r1,=0xA0003d
64 STR r1,[r0,#24]
66 LDR r1,=0xB00003d
67 STR r1,[r0,#28]
69 LDR r1,=0x4
70 STR r1,[r0,#0x24]

```

```

71 Switch
73 ; Now we copy a sequence of LDR PC instructions over the vectors
74 ; (Note: We copy LDR PC instructions because branch instructions
75 ; could not simply be copied, the offset in the branch instruction
76 ; would have to be modified so that it branched into ROM. Also, a
77 ; branch instructions might not reach if the ROM is at an address
78 ; > 32M).
79 MOV R8, #0x3000000
80 ADR R9, Vector_Init_Block
81 LDMIA R9!, {R0-R7}
82 STMIA R8!, {R0-R7}
83 LDMIA R9!, {R0-R7}
84 STMIA R8!, {R0-R7}
86 NOP
87 NOP
88 NOP
89 NOP
90 LDR r3, Reset_Addr
91 MOV r1,#1
92 LDR r0,=0xFFE00020 ; Slide memory out from under us
93 STR r1,[r0]
95 MOV PC,r3
96 ; Now fall into the LDR PC, Reset_Addr instruction which will continue
97 ; execution at 'Reset_Handler'
99 Vector_Init_Block
100 LDR PC, Reset_Addr
101 LDR PC, Undefined_Addr
102 LDR PC, SWI_Addr
103 LDR PC, Prefetch_Addr
104 LDR PC, Abort_Addr
105 NOP
106 LDR PC, {PC, #-&F20}
107 LDR
109 Reset_Addr DCD Reset_Handler
110 Undefined_Addr DCD Undefined_Handler
111 SWI_Addr DCD SWI_Handler
112 Prefetch_Addr DCD Prefetch_Handler
113 Abort_Addr DCD Abort_Handler
114 FIQ_Addr DCD 0 ; Reserved vector
115 DCD FIQ_Handler
117 ; The following handlers do not do anything useful in this example.
118 ;
119 Undefined_Handler
120 B Undefined_Handler
122 SWI_Handler
123 stmfd sp!,{r0-r2,lr}
124 r0,SPSR
125 stmfd sp!,{r0}
126 ldr r0,[lr,#-4]
127 bic r0,r0,#0xFF000000 ; Find out what SWI this is
128 sub r0,r0,#0x100 ; Start at 100 hex (why not?)
129 cmp r0,#0x2 ; Check that we have a valid range
130 bhi SemiSWI ; bug out if not 0x100 to 0x102
131 adr r1,SWIJumpTable
132 ldr PC,[r1,r0, LSL #2] ; Jump to correct pozzy
133 SWIJumpTable
134 DCD EInt ; 0x100 = Enable IRQs
135 DCD DInt ; 0x101 = Disable IRQs
136 DCD FakeIRQ ; 0x102 = Fake an IRQ
138 EndOfSWI
139 ldmfd sp!,{r0} ; balance stack
140 ldmfd sp!,{r0-r2,PC}^ ; return

```

```

141 ; We get here if we are attempting a SemiHosting SWI
142 SemiSWI
143     ldmfd sp, {r0}
144     msr SPSR,r0
145     ldmfd sp, {r0-r2,lr}
146     SemiCatch
147     movs pc,lr
148     r0,SPSR
149     bic r0,r0,#128
150     msr SPSR,r0
151     b EndOfSWI
152     r0,SPSR
153     orr r0,r0,#128
154     msr SPSR,r0
155     b EndOfSWI
156
157 FakeIRQ mov r2,sp
158
159     ldr r0,[r2,#16]
160     ldr r1,[r2,#4]
161     str r1,[r2,#16]
162
163     mrs r1,CPSR
164     bic r1,r1,#0x1F
165     orr r1,r1,#0x12
166     add sp,sp,#20
167
168
169     msr CPSR,r1
170     add lr,r0,#4
171     ldmfd r2,[r1]
172     msr SPSR,r1
173     ldmfd r2,{r0-r2,PC}
174
175 Prefetch_Handler
176     B Abort_Handler
177
178 Abort_Handler
179     B FIQ_Handler
180
181     B FIQ_Handler
182
183 ; The RESET entry point
184 Reset_Handler
185
186 ; --- Initialise stack pointer registers
187 ; Enter IRQ mode and set up the IRQ stack pointer
188     MOV R0, #Mode_IRQ:OR:I_Bit:OR:F_Bit ; No interrupts
189     MSR CPSR, R0
190     LDR R13, =IRQ_Stack
191
192 ; Set up other stack pointers if necessary
193 ; ...
194
195 ; Set up the SVC stack pointer last and return to SVC mode
196     MOV R0, #Mode_SVC:OR:I_Bit:OR:F_Bit ; No interrupts
197     MSR CPSR, R0
198     LDR R13, =SVC_Stack
199
200 ; --- Initialise critical IO devices
201 ; ...
202
203
204 ; --- Initialise interrupt system variables here
205 ; ...
206
207 ; --- Enable interrupts
208 ; Now safe to enable interrupts, so do this and remain in SVC mode
209     MOV R0, #Mode_SVC:OR:F_Bit ; Only IRQ enabled
210     MSR CPSR, R0

```

```

212 ; --- Initialise memory required by C code
213
214     IMPORT |Image$$RO$$Limit| ; End of ROM code (=start of ROM data)
215     IMPORT |Image$$RW$$Base| ; Base of RAM to initialise
216     IMPORT |Image$$ZI$$Base| ; Base and limit of area
217     IMPORT |Image$$ZI$$Limit| ; to zero initialise
218
219     LDR r0, =|Image$$RO$$Limit| ; Get pointer to ROM data
220     LDR r1, =|Image$$RW$$Base| ; and RAM copy
221     LDR r3, =|Image$$ZI$$Base| ; Zero init base => top of initialised data
222     CMP r0, r1
223     BEQ %1
224     CMP r1, r3
225     LDRCC r2, [r0], #4 ; Copy init data
226     STRCC r2, [r1], #4
227
228     BCC %0
229     LDR r1, =|Image$$ZI$$Limit| ; Top of zero init segment
230     MOV r2, #0
231     CMP r3, r1
232     STRCC r2, [r3], #4
233     BCC %2
234
235 ; --- Now change to user mode and set up user mode stack.
236     MOV R0, #Mode_USR:OR:I_Bit:OR:F_Bit
237     MSR CPSR, R0
238     LDR sp, =USR_Stack
239
240 ; --- Now we enter the C code
241 ;
242 ; IMPORT C_Entry
243 ; [ :DEF:THUMB ORR lr, pc, #1
244 ; BX lr
245 ; CODE16
246 ; ]
247 ; BL C_Entry
248
249 ; In a real application we wouldn't normally expect to return, however
250 ; in case we do the debug monitor swi is used to halt the application.
251     MOV r0, #0x18 ; angel_SWIRreason_ReportException
252     LDR r1, =0x20026 ; ADP_Stopped_ApplicationExit
253     [ :DEF: THUMB
254 ; SWI 0xAB ; Angel semihosting Thumb SWI
255 ; NOP ;
256 ; NOP ;
257 ; NOP ;
258 ;
259 ;
260 ;
261 ; SWI 0x123456 ; Angel semihosting ARM SWI
262 ;
263 ; ILoop
264     nop
265     B ILoop
266     END

```

```

1  /*****
2  / * timerasm.s
3  / *
4  / * -----
5  / * This contains assembler wrappers for IEEE 1394 IRQ handler stuff *
6  / *
7  / *
8  / * October 1998, Ray Heasman
9  / *
10 / *****/
12 AREA timerasm, CODE, READONLY
13 CODE32
14 EXPORT IntVectimer1Asm
15 IMPORT IntVectimer1C
17 AIC_EOICR EQU 0xFFFFF130
18 AIC_ICCR EQU 0xFFFFF128
19 AIC_IDCR EQU 0xFFFFF124
20 AIC_IECR EQU 0xFFFFF120
21 AIC_IVR EQU 0xFFFFF100
22 PIO_ISR EQU 0xFFFF004C
23 PIO_IER EQU 0xFFFF0040
24 PIO_IDR EQU 0xFFFF0040
25 PIO_PDSR EQU 0xFFFF003C
26 TC1_SR EQU 0xFFFF0060
28 IRQStack EQU 0x1000
IntVectimer1Asm
30 ldr sp,=AIC_IVR ; dont breakpoint here
31 str sp,[sp]
32
33 BP_IVT1 ldr sp,=IRQStack ; break here
34 stmfd sp!,{r0-r12,r14} ; Back up everything
35
37 Line_10 ; now comes bit out of 5-15 ARM Ref Guide
38
39 mov ip,sp
40 stmfd sp!,{fp,ip,lr,pc}
41 sub fp,ip,#4
42 ; end bit
44 ldr r0,=IntVectimer1C ; Call C vector routine
45 ldr r14,=IVCont
46 bx r0
47
48 IVCont ldr r1,=TC1_SR
49 ldr r1,[r1]
50 ldr r1,=AIC_EOICR
51 str r1,[r1]
53 ; ldmfd sp!,{fp,ip,lr,pc}
54 ldmfd sp!,{r0-r12,r14}
55 subs pc,r14,#4 ; Return
56 END

```